CA1082786A - Configuration and control unit for a heterogeneous multi-system - Google Patents

Configuration and control unit for a heterogeneous multi-system

Info

Publication number
CA1082786A
CA1082786A CA269,157A CA269157A CA1082786A CA 1082786 A CA1082786 A CA 1082786A CA 269157 A CA269157 A CA 269157A CA 1082786 A CA1082786 A CA 1082786A
Authority
CA
Canada
Prior art keywords
cacu
control
configuration
remote
register
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA269,157A
Other languages
French (fr)
Inventor
Joel L. Fox
Eugene E. Marquardt
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Priority to CA332,636A priority Critical patent/CA1084631A/en
Application granted granted Critical
Publication of CA1082786A publication Critical patent/CA1082786A/en
Expired legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16Error detection or correction of the data by redundancy in hardware
    • G06F11/20Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • G06F11/202Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant
    • G06F11/2023Failover techniques
    • G06F11/2025Failover techniques using centralised failover control functionality
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/16Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/177Initialisation or configuration control
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16Error detection or correction of the data by redundancy in hardware
    • G06F11/20Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • G06F11/202Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant
    • G06F11/2035Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant without idle spare hardware
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16Error detection or correction of the data by redundancy in hardware
    • G06F11/20Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • G06F11/202Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant
    • G06F11/2048Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant where the redundant components share neither address space nor persistent storage

Abstract

CONFIGURATION AND CONTROL UNIT FOR A HETEROGENEOUS
MULTI-SYSTEM
Abstract Of The Disclosure Describes a configuration and control unit (CACU) for a heterogeneous multi-system containing processors which may be of different types, channels, one or more channel crossbar switches which may be of different sizes, various I/O channel switches, I/O control units and I/O devices.
The CACU is the focal point in the multi-system for confi-guration control over all of these system heterogeneous components. The CACU enables the configuration of any switchable part of the entire multi-system to be established and changed at any time due to new processing requirements or failure of part or all of the system.
The CACU contains a parallel wire line (PWL) adapter for providing DC switching control over components connected through channel crossbar switches and/or channel I/O switches.
The CACU also has a time multiplexed (TM) adapter connected via serial time multiplexed lines (TML's) to remote modem adapters (RM's) with devices controlled by or switched by the CACU. A TML can provide serial pulse control switching for components connected to channel crossbar and/or channel I/O switches, which transfer data directly from the processor channels whereby the data bypasses the CACU. A TML can also provide serial pulse data to other devices which have their data passed through and switched by the CACU for switchable communication with any processor. A persistent storage unit is providable in the PWL adapter and TM adapter for perma-nently storing the current configuration of PWL and TML
connected units. Upon failure of any one or more units connected to the PWL adapter or TM adapter, the settings in the persistent storage devices can recover the operating configuration of devices in the multi-system.

Description

4 Introduction S This invention relates to focal point control over 6 the configuration of a heterogeneous data processing 7 multi-system arrangement. That is, the invention provides 8 a single device for controlling the configuration of a g multi-system, which can contain heterogeneous processor units, various types of channel cross-bar switches, I/O
11 control unit switches, consoles, service processors, etc.
12 Prior Art 13 The invention provides initialization and configuration 14 control, rather than only reconfiguration control. That is, the invention can initiate and configure a multi-system for all 16 circumstances, e.g. for most efficiently operating the resources 17 of the multi-system when no unit has failed. Reconfiguration is 18 a subset of configuration operating when a unit has failed.

19 A multi-system is one or more data processing systems loosely or tightly coupled together into a unitary 21 hardware arrangement for meeting an objective requiring 22 their interaction, wherein the respective data 23 processing systems can implement the same or different 24 architectures.

There is a substantial amount of prior art in the 26 area of reconfiguration control for data processing 27 systems, but none has been found which can provide focal , .
28 point configuration control over all switchable units PO9-75-031 ~2-,.~, - : :

. .
.: ,, , . - . , ~: - . .. .
''' '.

lV8;2786 1 and devices in a heterogeneous multi-system. Thus,
2 the subject invention provides concentrated configuration
3 control for an entire heterogeneous data processing
4 system arrange~ent which can be heterogeneous in structure.
Prior art configuration control hardware is not 6 providable as a single unit which can provide total 7 flexibility in controlling the configuration of an 8 entire heterogeneous multi-system arrangement in which 9 there need be no permanent groupings of CPU's and I/O
devices, etc. The invention does not require any common 11 bus among its processors (i.e. CPU's) nor does it require 12 any special reconfiguration hardware units between its 13 configuration and control unit (CACU) and the 14 processors as, for example, is found in the U.S.A. Patent No. 3,812,468 to Wollum et al. Examples of sub-system ., 16 reconfiguration capability are also found in U.S. A. Patent 17 No. 3,253,262 to Wilenitz, or 3,413,613 to Bahrs et al, 18 or 3,812,468 to Wollum et al.

19 Furthermore, the invention does not require that any I/O control unlt be permanently associated with any 21 particular processor. Thus, the invention is able to 22 cross-couple any I/O control unit to any processor to 23 obtain total flexibility in configuration control within 24 a multi-system. No prior art is known to permit this total configuration capability. For example, 3,812,468 26 to Wollum et al cannot cross-couple its I~O control 27 units from one CPU to another but can only eliminate ~08X7~6 1 a permanently connected subsystem comprising a CPU
2 and I/O control unit from the multi-system. The invention 3 in this specification does not require or generally desire 4 its processors to be segregated into predetermined sub-systems. Furthermore, with the subject invention, there 6 need be no halting of any CPU to configure the multi-system 7 and there need be no loading of any CPU master control 8 program. Thus, the invention does not require a 9 homogeneous system having configuration switching among groups of identical modules is also found in U.S.A.
11 Patent No. 3,641,505 to Artz et al.
12 The most widely used way to control system confi-13 guration in current commercial systems is to do it under 14 program control as part of the operating system executed from the data processing systems main memory, without 16 any hardware unit dedicated to configuration control.
17 An example is found in U.S.A. Patent 3,200,280 to MacDonald 18 et al which relies on programming to control the 19 configuration obtained by its cross-switching and switch interlock circuits. Similarly, U.S.A. Patent No. 3,828,321 21 to Wilber et al provides duplicate copies of a central 22 processor and storage means and uses a program to switch 23 between them, wherein the need for switching is detected 24 by a recovery control circuit.
Program control from a system's main memory suffers 26 from the problem of being unable to restore the configuration 27 whenever the system fails, because current computers have volatile 28 main memories, in which all configuration information is 29 lost, for example, if power is momentarily dropped, or PO~-75-031 -4-1 if improper use is made of storage protection and 2 configuration information is incorrectly written over 3 and lost. This invention avoids such problems by providing 4 a hardware entity separate from the system's main memory for permanently storing the current confiquration in a 6 non-volatile manner, so that configuration information is 7 not lost regardless of what happens in the data operating 8 systems main memory.
9 There are many reconfiguration techniques found in the prior art, many of which are highly inefficient. For 11 example, an old technique is a primary CPU and a standby 12 CPU, with a maintenance program in the primary CPU which 13 monitors its operation and upon sensing a failure of 14 the on-line unit, switches its operations to the other CPU. This approach, for example, is found in U.S.A. Patent 16 No. 3,303,473 to Moore et al, or to 3,409,877 to Alterman 17 et al, or 3,562,716 to Fontaine et al, or 3,623,014 to 18 Doelz et al. There are no dedicated primary and secondary 19 units in the subject invention, but all units may be active in a primary sense in the configuration of the 21 multi-system, which can be changed by a configuration 22 and control unit upon a signal from any CPU or any 23 operator console in the entire system, unless it is 24 pred~termined that certain CPU's and/or consoles will not have this privilege.
26 U.S.A. Patent No. Re.27,703 to Stafford et al 27 discloses a distributed configuration control arrangement 28 wherein each of the processors in the system contains 1 a configuration control register; and all of these registers contain a copy of the same configuration information, so that whenever any processor fails, the system configuration can be restored from the copy in some other processor. However, if a power outage causes failure on all processors, no register maV be relied upon for restoring the system configuration existing at the time of the overall power failure. The subject invention does not have distributed configuration con-trol registers with duplicated configuration informa-tion in its processors. Instead, the subject invention relies upon persistent non-volatile configuration stor-age devices which store only a single copy of the cur-rent multi-system configuration control data which is available for restoring the multi-system configuration currently existing at the time of any total or partial multi-system failure, including overall power failure.
The invention provides multi-system configuration con-trol by providing a separate unit, called a configuration and control unit (CACU), which can be a stand-alone unit, and which is not part of the multi-system processors, or I/O control units. In addition, the CACU periodically checkpoints the multi-system configuration data under control of its configuration and control unit, wherein background configurations control information, such as various predetermined multi-system configuration combina-tions not currently being used, can be recovered for sub-sequent use upon a multi-system failure.
Objects, Features and Summary of the Invention It is therefore an object of this invention to ~082786 1 provide a configuration and control unit (CACU) for a 2 multi-system which may be heterogeneous, which CACU can 3 control the cross-connections among the other multi-system 4 units, such as its processors, I/O control units, consoles, service units, etc.
6 It is another object of this invention to provide 7 a configuration and control unit which contains non-volatile 8 storage devices that store the currently existing multi-9 system configuration among predetermined units in the system.
11 It is another object of this invention to provide 12 non-volatile configuration devices in units connected 13 to the CACU to store current switch connections of such units.
14 It is another object of this invention to provide a stand-alone CACU for an entire multi-system which can contain 16 persistent configuration storage for switching units 17 controlled by parallel wire lines, wherein the CACU provides 18 switching control for such parallel wire line controlled 19 units.
It is another object of this invention to provide a 21 stand-alone CACU for an entire multi-system which provides 22 configuration control for switching units controlled by 23 time-multiplexed lines, wherein the CACU provides switching 24 control for such time-multiplexed line connected units.
It is another object of this invention to provide 26 a CACU which can communicate time-multiplexed data and switch 27 the data between any processor and any unit having a remote 28 modem adapter designed according to this invention.

:

~08Z786 1 It is another object of this invention to provide a 2 CACU which provides switching control for remote units, 3 and can transfer special maintenance data from the 4 remote units to processors to enable processor control over configuring the connections to devices switched 6 by means of the remote units.
7 It is another object of this invention to provide 8 a CACU which can receive and provide commands for transfer 9 on time multiplex lines to remote units, including commands for the configuration by such respective remote units of 11 devices switched by such units.
12 It is a further object to this invention to provide 13 a CACU which contains a microprocessor which can respond 14 to commands from any processor in the system by issuing commands to one or more remote switching units in the 16 system to change the configuration of the system for 17 normal operation, or to recover the system to the 18 configuration state existing at the time of a failure 19 within the system.
It is a further object of this invention to 21 provide a CACU with a microprocessor which is interfaced 22 by each processor in the system and by one or more 23 operator consoles from which an operator can control 24 and request verification of the current system confi-guration.
26 It is a further object of this invention to provide 27 a CACU which can store a large number of potential confi-28 gurations for the overall system and can, upon command .

1 from any processor or remote operator console, ineluding the 2 initial IPL (initial program load) configuration, switeh 3 the configuration of the overall system or any part 4 thereof, to any of the stored system configurations.
It is a further object of this invention to provide 6 a CACU which can eontrol with any required flexibility and 7 versitility the eonfiguration of a multi-system, even 8 though the multi~system is built from pre-existing CPU's, g I~O eontrol units, I/O deviees, ete. which may have varying and different architectures.
11 It is a further ob~ect of this invention to provide 12 a CACU for a multi-system which will assist a computer 13 room operator in his work effort of changing the multi-14 system configurations needed for efficiently performing normal work shift ~ob changes and for existing planned and unplanned 16 maintenance~
17 It is a further object of this invention to provide 18 a single point in a heterogeneous multi-system which 19 can provide configuration control for the entire multi-system.
21 It is a further objeet of this invention to provide 22 a single eontrol point in a multi-system for switching 23 a plurality of channel cross-bar switches and/or a 24 plurality of channel I/O control unit switches in the multi-system.
26 It is an object of this invention to enable 27 a remote operator console, having a single coaxial wire 28 eonneetion to the CACU, to eontrol the entire system 29 eonfiguration.
PO9-75-031 ~ -9-1C~82786 1 It is also an object of this invention to provide a 2 multi-system configuration, subsequent to powering on the 3 system components, so that processor IPL's can be initiated.
4 The first multi-system configuration is provided from the CACU and may be selected by the operator from a previously 6 stored table or may be an operator modified selection from 7 that table or may be generated by the operator prior to IPL
8 of any processor.
9 It is also an object of this invention to permit an IPL
of each processor to be initiated from a central point (i.e.
11 CACU) without the necessity for an operator to depress the IPL
12 pushbutton on every processor.
13 It is another object of this invention to provide a hard-14 ware path from an operator console to every processor through the CACU, which can be used by an operator to monitor the 16 progress and status of the IPL of each processor from a central 17 point, e.g. operator console, even though multiple processors 18 may be IPLing simultaneously or sequentially. In the event 19 of an exception in the IPL operation, corrective action can be taken by the CACU or by the operator to continue the IPL.

D-PO9-75-031 -9a-1 It is another object of this invention to provide 2 a CACU which enables the easy addition of future channel 3 cross-bar switching units, future channel I/O control 4 unit switches and their connecting devices, future S processing units to a multi-system, regardless of the 6 architecture built into such units.
7 It is a further object of this invention to provide 8 permanent current configuration storage in bistable 9 relay type storage devices providing a form of non-volatile storage.
11 It is a further object of this invention to provide 12 a CACU having its own floppy disk storage for storing 13 micro-programs to be loaded into its microprocessor 14 storage unit and for recording periodically the content of the microprocessor storage unit with its contained 16 configuration information, in response to signals from 17 a microprocessor checkpoint timing unit in the CACU, 18 whereby the most recently checkpointed copy of the 19 storage unit is available on command from the disk file.
It is another object of this invention to provide 21 a power start-up feature which automatically loads 22 microprograms from the disk unit to the CACU micro-23 processor store for multi-system start-up.
24 It is a further object of this invention to provide a CACU containing a microprocessor which contains 26 programs that can automatically vary the system confi-27 guration to remove a failing processor or I/O unit or 28 any other unit from the system configuration, upon Pos-7s-031 -10-.... . . . . . . . . ...

1~)8Z786 1 command from any processor to perform this type of 2 operation.
3 It is still another object of this invention to 4 provide abnormal maintenance information from outboard units connected to the CACU to any requesting processor 6 or requesting operator console.
7 The invention provides a stand-alone configuration 8 and control unit (CACU) device in a multi-system for 9 controlling the configuration among the units in the multi-system in response to commands received from an 11 operator console or from a program executing in any 12 processor in the multi-system.
13 The CACU contains a channel adapter which connects lg to a channel of each of the processors in the multi-system.
The channel adapter connects signals between 16 the channels and a microprocessor in the CACU. The 17 signals from the processors will contain commands to the 18 CACU on how the CACU will control the configuration of 19 the multi-system. The CACU microprocessor with its microprocessor store responds to the received channel 21 commands by sending commands that will switch the appropriate 22 system units. The CACU contains two types of output adapters 23 which are called: (1) an PWL adapter for controlling certain 24 channel switches, and (2) a TML adapter for controlling other types of channel switches. The channel switches 26 switch high data rate devices, such as drums, 27 disks, high speed tapes, etc., and the data to and ;
28 from such high data rate devices do not pass through ' ;''.

lOBZ786 1 the CACU which onl~ handles their configuration 2 control information. Further, that CACU can also 3 operate as a channel switch and data connection for devices 4 such as terminals, consoles, service processors, tapes, disks, CRT's, and printer devices by having the CACU
6 transfer the data to each such device through its TML
7 adapter. A coaxial cable connects from the TML adapter 8 to a remote modem adapter (RM) with each remote device 9 receiving either switching signals or data.
Brief Description of The Drawings 11 FIGURE 1 illustrates an example of a multi-system 12 containing the invention.
13 FIGURE 2 is an embodiment of the configuration and 14 control unit (CACU) shown in FIGURE 1.
FIGURE 3 is an embodiment of the PWL (parallel wire 16 line) adapter found in the CACU in FIGURE 2 which has persistent 17 configuration storage.
18 FIGURE 4A is an embodiment of a remote modem adapter 19 (RM) which connects to a time multiplexed line (TML) from the TM adapter of the CACU in FIGURE 3.
21 FIGURE 4B is another RM embodiment which has persistent 22 configuration storage.
23 FIGURE 5 illustrates the internal form of a conventional 24 channel cross-bar switch of a type which may be used in FIGURE 1. FIGURE 5A illustrates the connection of channel 26 cross-bar switch 1 in FIGURE 1 to the PWL-R output of the PWL
27 adapter in FIGURE 3. FIGURE 5B illustrates the connection 28 of the RM adapter with channel cross-bar switch M in 1 FIGVRE 1 to the cross-bar switch output 441 in FIGURE 4A
2 or 4B.
3 FIGURES 6A and 6B respectively illustrate PWL connectable 4 two-channel and four-channel control-unit switches for an I/O control unit.
6 FIGURES 7A and 7B respectively illustrate a two-channel 7 control unit switch and a four-channel control unit switch 8 having RM adapters.
9 FIGURE 8 illustrates a microprocessor storage map of blocks and microprocessor programs used in the operation of 11 the CACU.
12 FIGURE 9 illustrates processor commands in the 13 processor main store which may be used by any processor 14 in the multi-system to signal the CACU for controlling the configuration of the multisystem, or any configurable part 16 thereof.
17 FIGURE 10 illustrates the format of remote modem adapter 18 (RM) commands.
19 FIGURES llA, llB and llC show formats for an extension to the RM command format illustrated in FIGURE 10 for 21 communicating configuration or control signals to an RM
22 from the CACU.
23 Detailed Description Of The Preferred Embodiment 24 FIGURE 1 illustrates a multi-system which contains a plurality of processors 1 through N, each having its own 26 set of one or more channels. The processors (i.e. CPU's) 27 need not be identical, and in fact are assumed in this ~`
28 embodiment ~o be different from each other; these processors ~' ~

1 may even have different architectures from one another, 2 e.g. one might be an IBM*S/370, another an IBM S/3, etc.
3 Processor 1 has channels A, B, and C, processor 2 has channels 4 A and B, and processor N has channels A and B. Processors 1 and 2 have local operator consoles 101 and 102, but 6 processor N is assumed to have no local operator console.
7 Also, processor 2 has a service processor 103 associated 8 with it which also is connected to the processor 1 by 9 line 104.
The CACU (configuration and control unit) is connected 11 to one channel of each processor, so that all processors 12 can communicate system configuration information and 13 commands with the CACU. Also for reliability 14 reasons, two or more channels from any processor, not shown, may be connected to the channel adapter 201 16 of the CACU, so that the processor can communicate with 17 the CACU if one of its channels fails. Channel adapter 18 201 is connected to the channel-to-I/O interface of 19 these respective channels~ which may be the channel-to-I/O
control unit interface commonly found in commercial IBM
21 S/370 systems, The CACU has a unique address, which 22 appears to the processors as an I/O control unit address.
23 There are also a plurality of channel cross-bar 24 switches 1 through M, which ha~e inputs also connected to channels of the processors. The cross-bar switches need 26 not be uniform in size, e.g. switch 1 has a 3 input by 27 4 output size, while switch M has a 4 by 4 size; that is, 28 each switch may have any size. Thus, each cross-bar 29 switch may be constructed similarly to an IBM 2914 switching *Registered Trade Mark Po~-75-031 -14-1 unit, which is commercially available. Thus, the channel 2 inputs of any cross-bar switch can be connected to any 3 of the channels of any of the processors. Each cross-bar 4 switch can connect any of its channel inputs to any of its outputs, which are each connectable in the manner 6 of a channel output, e.g. to an I/O control unit or 7 to a channel control unit switch (which provides multiple 8 channel input for a control unit). For example, cross-bar 9 switch 1 may convey any of the three channels connected to switch 1 to input C of a four channel control 11 unit switch 12. Similarly, output 2 of switch 1 is 12 connected to both input B of two-channel switch 11 and 13 to I/O control units 3 and 5. Output 3 of cross-bar 14 switch 1 connects to input D of four-channel control unit switch 12, and output 4 of switch 1 connects to 16 input A of two-channel switch 13. Thus, the three 17 channels connected to the inputs of switch 1 can 18 simultaneously be connected respectively to any three 19 of: (1) I/O CU6, (2) one of I/O CU 4, 3 or 5, and (3) I/O CU7. Where a single channel is connected to 21 plural I/O CU's, only one I/O CU can be selected at a 22 given time by the channel which is done by an I/O CU
23 address being provided on that respective channel.
24 Likewise, any three of the four channels connected to cross-bar switch M can be simultaneously connected to:
: . .
26 (1) I/O CU7 via 2-channel CU switch 13, and (2) I/O CU-K.

27 Output 1 of switch M is unconnected and is available for 28 future connection.

The CACU provides two types of output control con-nections, i.e. parallel wire line (PWL) control outputs from a PWL adapter 230 in the CACU, and time-multiplexed line (TML) outputs from a TM adapter 240. The PWL out-puts 1, 2, ... R are connected to control inputs of chan~
nel cross-bar switches, 4-channel control unit switches and 2-channel control unit switches. Thus, in FIGURE 1 the control input to cross-bar switch 1 is connected to the PWL-R output of adapter 230, while the control input to cross-bar switch M is connected to the TML-P output of adapter 240. The TML outputs 1, 2, ... P are respect-ively connected to remote modem adapters (RM's) attached to the units to be controlled.
CACU Summary The CACU is connected to each of the processors in the multi-system, from which the CACU can receive con-figuration and control commands, and data. The CACU
provides two types of outputs: (1) PWL adapter outputs, and (2) TM adapter outputs, which connect to units in the multi-system. If a unit is connected to the TM
adapter 240, a remote modem adapter (RM) is provided with the unit.
A unit connected to the PWL adapter 230 receives only switching signals, but not data, from the CACU. A
unit connected to the TM adapter 240 can receive switch-ing or control signals, or data and can transmit main-tenance information to TM adapter 240. High data rate devices can be controlled by PWL adapter 230 or TM
adapter 240 by means of channel cross-bar switches, 4-channel CU

1()8Z7~6 2 switches~ 2-channel CU switches, etc. which directly receive data and control commands from the channels 3 destined primarily for system I/O devices.
4 The TM and microprocessor operations in the CACU
may limit the rate of data passing through the CACU.
6 Hence, low data rate devices may have their data inputs/
7 outputs directly connected to the TM adapter 240 without 8 any intervening channel switching for such device so 9 that it can communicate with any processor in the multi-system.
11 Thus, the PWL adapter 230 can only provide confi-12 guration switching signals, but the TM adapter 240 -~
13 can transfer either configuration, maintenance or control 14 signals, or data to and from the CACU.
Thus the CACU also is~ by itself, a unique channel 16 switch for all units receiving their data through the 17 TM adapter 240, since the CACU can switch the data 18 to or from any connected channel to any TM adapter -19 output. In this manner, the CACU can make a data connection between a TML connected outboard device 21 and any processor. For example, remote console 105 can 22 thereby be connected to any processor, as can service processor 103 and local operator console 102.
24 CACU Details FIGURE 2 illustrates the CACU embodiment. The CACU
26 includes a channel adapter 201 which comprises a plurality 27 o~ channel-to-control unit interface connectors, CHAN ITF's 28 1, 2,... N, which can connect the CACU to up to N number ' 1 of processors via their respective channels. Each 2 channel IT~ includes a connector plug to which the control 3 unit end of each channel is connected, in the manner well 4 known in the art. The terminals in each interface plug are connected to inputs of a channel time-multiplexer 210, 6 which is a conventional transmit/receive time-multiplexer 7 which connects the signals of a selected channel to 8 the lines in a bus 211, which is an extension of a 9 microprocessor data and control bus 212 within the data 10 path of a mmicroprocessor 216 in the CACU. Bus 212 and 11 all of its extensions are entirely within the CACU.
12 Bus 212 connects all signal-handling components in the 13 CACU to microprocessor 216 and a microprocessor storage 14 unit 217. Thus~ PWL adapter 230 is connected via bus extension 221. TM adapter 240 is connected via bus 16 extension 222, a floppy disk file 223 and a checkpoint 17 timer 224 are connected via bus extension 225, a 18 configu~ation recovery command encoder 250 is connected 19 via bus extension 251, and a CACU maintenance panel 270 is connected via bus extension 271.
21 Processor control over the CACU is provided by 22 processor commands to the CACU over any CPU channel via 23 channel adapter 201 and bus lines 211 and 212 to the 24 microprocessor 216. The format of these commands is -:
shown in FIGURE 9. These CPU commands signal the CACU
2~ to perform required switching and control operations :
; 27 in the multi-system shown in FIGURE 1.

1~)82~78b6 l All devices connected to outputs of the CACU can be 2 configured by any processor, but not all of these devices 3 receive data through the CACU. Any I/O unit connected 4 to an I/O CU 1,2,...K in FIGURE 1 could be connected to any processor 1, 2,...N within the available connection 6 arrangements shown therein. Thus, processor 1 is data 7 connectable to all I/O devices illustrated in FIGURE 1.
8 That is, processor 1 channel A is connectable to I/O
g CU's 1 and 2. Channel B is control connectable through the CACU TM adapter to I/O CU's 2, 3, 4, 7 and K, and is data 11 connectable to consoles 105 and 102, and to service 12 processor 103. Channel C is data connectable through 13 cross-bar switches 1 and M to I/O CU's 3, 4, 5, 6, 7, 14 and K. Processor 2 is data connectable to devices ~:
on I/O CU's 2, 3, 4, 5, 6, 7 and K, consoles 102 and 16 105~ and service processor 103. Likewise, processor .
17 N is data connectable through cross-bar switches 18 1 or M to devices on I/O CU's 3, 4, 5, 6, 7 and K, and 19 consoles 102 and 105, and service processor 103.

As a result of processor commands, the microprocessor 21 provides configuration switch control signals on bus 22 extensions 221 or 222 to PWL adapter 230 or TM adapter 23 240 to select particular CACU outputs. A selected PWL

24 output provides a D.C. configuration signal to a cross-bar or channel CU switch to control the connections 26 within the switch. A selected TM adapter output 27 communicates a serial set of pulses to a RM, which 28 detects the pulses and provides the signals to any 1 switching unit connected to the RM, (1) to control 2 the connections to channels by the switching unit, 3 (2) to control the transfer of unit maintenance infor-4 mation from the RM to the CACU, (3) to transfer processor data between RM data connected devices and 6 the CACU, or (4) to transmit control signals to I/O control 7 units or processor consoles.
8 The CACU also has a maintenance panel 270 connected 9 to bus extension 271. The panel is of the conventional type which contains the standard switches and displays 11 used with a processor or microprocessor.
12 In FIGUR~ 2, floppy disk file 223 has recorded in it 13 the microprograms to be loaded into microprocessor storage 14 unit 217 which are required to operate the microprocessor.
Checkpoint timer 224 periodically signals the floppy disk 16 file 223 and the microprocessor via bus extension 225 to 17 record the content of the microprocessor storage unit 217 18 onto a designated area on the disk, which area may be 19 overlayed during each periodic checkpoint. Thus, the disk will preserve in non~volatile records the multi-21 s~stem configuration existing at each check point time, 22 in blocks in store 217. Thus, if the multi-system, or 23 any part thereof, fails due to power loss or otherwise, it 24 is possibl~ to recover the system configuration stored at the time of the last checkpoint. However, checkpointed 26 configuration information does not necessarily contain 27 the configuration which exists at the later time of a 28 system failure, since it is possible that configuration 29 changes were made between the time of failure and the 1(~827~6 1 last checkpoint operation. Nevertheless, the precise 2 configuration existing at the time of the failure is 3 recoverable from persistent storage unit 227 in the PWL
4 adapter, and from persistent storage unit 427 in the RM in FIGURE 4B. The checkpointing will however 6 accurately recover future useable configuration 7 information, i.e. entries in blocks 1 and 3 in FIGURE 8.
8 A configuration recovery signal encoder 250 in the 9 CACU in FIGURE 2 can be connected to signal the system to ~;
configure to its last commanded configuration upon power start-11 up which causes a signal on line 262 from power control 261, or 12 a recovery command signal on bus extension 251 caused by 13 a processor recovery command 917 such as shown in 14 FIGURE 9, or CACU machine check. The encoder 250 provides an IPL start signal to the floppy disk file 223 to restore 16 the content of the microprocessor storage unit 217 to the 17 last checkpointed state. Encoder 250 also provides a 18 reconfiguration signal output on line 253 to PWL
19 adapter 230 and TM adapter 240 to cause restoration of the configuration derived from the current configuration 21 settings in the persistent storage units in the PWL and 22 RM adapter units. For example, the channel switch and 23 cross-bar switch connections may be reinstated during a 24 morning IPL to their state existing at the time of system shut down on a prior day, regardless of the 26 amount of time expiring between the system shut down 27 and the IPL.

1~)82~786 1 TM Adapter 240 2 The TM adapter 240 in FIGURE 2 comprises a plurality 3 of conventional modulator/demodulator units (modems) 1 4 through P which are connected to bus extension 222 through transmit/receive time-multiplexer 240. These modems are 6 conventional. Also the time multiplexer is conventional;
7 and it converts parallel signals to and from bus extension 8 222 to serial signals to and from a TML line connected to 9 the selected CACU modem.
PWL Adapter 230 Embodiment 11 FIGURE 3 illustrates a detailed embodiment for the 12 PWL adapter 230 in the CACU. Adapter 230 contains a 13 plurality of write/readout registers 320, each containing 14 16 bit positions, which respectively correspond to the 16 data lines on the microprocessor bus extension 221. There 16 are J number of write/readout registers corresponding to 17 J time-slices in the time-multiplexing operation on a :.
18 single set of PWL configuration data from the micro-19 processor, which is a single row of bits in table-l in FIGURE 8 which are to be communicated to persistent 21 storage unit 227.
22 A time-multiplexed (TM) control decoder 301 is 23 connected to the microprocessor bus 221 to control the 24 time-multiplexed ingating to the write/readout registers in the conventional manner of time multiplexers. Thus~
26 decoder 301 may comprise a counter which upon each received bus timing signal steps by 1 to cause the next write/readout 28 register to be ingated, until the counter steps through a 29 full cycle at which time all of the write/readout registers D_pog-75-031 ~22-, ' ' '', ''' ';

~U82~786 1 have been engaged with a single PWL configuration.
2 Decoder output line 302 signals the completion of the 3 receipt of the set of configuration data to a pick/drop 4 decoder 311 which causes the transfer of the received data in the write/readout registers 320 to be ingated into 6 the persistent storage unit 227. Unit 227 is constructed 7 from any type of non-volatile storage, but in this 8 embodiment it is assumed to be comprised of conventional 9 bistable relays which retain their last setting whenever power is shut off. Thus~ each bit in unit 227 will be 11 stored in a respective relay identified as a PSD (persistent 12 storage device). Each PSD is set to a one state by 13 actuation of a pick AND gate 312 or is set to a zero 14 state by a drop AND gate 313 to represent the state of a corresponding bit in the write/readout registers. Each 16 pair of AND gates 312 and 313 thus have inputs connected 17 to the true and complement (via inverter I) outputs for 18 a single bit position in the set of write/readout 19 registers 320, which bit position reference num~er is suffixed to the gate reference number. Gates 312 and 313 21 have another input connected to an output of the pick/drop 22 decoder 311 to time the transfer of bits from the write/
23 readout registers into the persistent storage unit 227.
24 Once the devices in the persistent storage unit 227 are set to a particular state, representing a particular 26 configuration for the PWL devices, that configuration will 27 be continuously signalled by contact closures on the output 28 lines from unit 227 ~h~ch provide DC outputs.

D-PO9-75-031 -23~

;' lV82786 1 The bit positions in unit 227 are grouped according 2 to the typb of switching unit it controls. Thus, two 3 bit positions are used for a 2-channel switch, such as 4 PSDl-l and 2-1 in FIGURE 3 which are connectable to the 2-channel switch shown in FIGURE 6A. Four bit positions are 6 used for a 4-channel switch, such as PSD 1-2, 2~2, 3-2, and 7 4-2, which are connectable to the 4-channel switch shown 8 in FIGURE 6B. Eight bit portions are used for a cross-bar 9 switch, such as PSD l-R through 8-R, which are connectable to the cross-bar switch shown in FIGURE 5A.
11 Each PSD has multiple outputs, of which one is a 12 feed~back and the others provide N/0, C and N/C signals 13 to the switching unit, such as seen in FIGURES 6A and 6B.
14 The channel cross-bar switch in FIGURE 5 may be constructed identically to the commercially available 16 IBM 2914 cross-bar switch models 1 and 2 with a remote 17 control interface, as explained in IBM publications having 18 form numbers GL22-6937-1~ GL22-7025-0 and GL22-6936-1.
19 The decoder 301 is added to receive the control signals from the CACU. FIGURE 5A illustrates how channel cross-21 bar switch 1 in FIGURE 1 is connected to the PWL-R output 22 of the CACU illustrated in FIGURE 3.
23 FIGURES 6A and 6B illustrate the two-channel switch 24 and four-channel switch respectively and are connected to the designated PWL plugs in the CACU.
26 PSD feedback signals are provided to a set of recovery 27 input gates 321 to the corresponding write/readout register 28 bit positions. The recovery input gates are actuated by PO9-75~031 -24-~08*7~6 1 a reconfiguration signal on line 253 from encoder 250 in 2 the CACU, which causes the volatile write/readout registers 3 320 to be restored to the existing state found in the 4 persistent storage unit 227.
Remote Modem Adapter (RM) Embodiments 6 FIGURES 4A and 4B each illustrate an alternate type of 7 remote modem configuration, control and maintenance adapter 8 (RM). A RM is part of each system outboard unit connected 9 to the TM adapter 240 of the CACU.
There is a different basis for a reconfiguration of 11 switching units controlled from the RM shown in FIGURE 4B
12 from that in FIGURE 4A, which does not have the persistent 13 storage unit 427 found in the RM shown in FIGURE 4B.
14 The RM in FIGURE 4A provides reliability in situations where it is powered from a source different from the CACU, 16 so that it is not likely to fail if the CACU power fails. In 17 this case, the current configuration is communicated from the 18 non-failed unit, i.e. CACU or RM, to the other to restore 19 the current system configuration. For example, if the CAC~ fails and not the RM, the current configuration stored 21 in the RM volatile register 420 is transmitted back to the 22 CACU via bus 434 to restore that volatile portion of the 23 configuration. An IPL (Initial program load) of storage unit 24 217 restores the microproce~sor programs and blocks in the form in which they existed at the last checkpoint prior to 26 the stoppage or failure of the CACU.

., ,.. ~

~08;2~6 1 The volatile configuration stored in register 420 2 is provided in PIGURE 4A in order to support switchable 3 units, when required, such as the connection to the service 4 processor 103 in FIGU~E 1 which is switchable to processor 1 or 2 even though it is local to processor 2.
6 Each RM contains a modem 411 which is a conventional 7 modulator/demodulator unit that can transfer data on lines 8 431 through a bidirectional gate 430 to or from an outboard 9 unit, e.g. control unit, service processor, remote operator station, etc. Modem 411 also has inputs 434, 11 435 and outputs 432, 433 which go to and come from a 12 maintenance register 416, a control register 425, a 13 configuration register 420 or a microprocessor command 14 decoder 412. Output 431 transfers data to and from certain TML connected units. Output 432 provides 16 command signals to a command decoder 412, which controls 17 the transfers to and from registers 416, 425 and 420 18 via their respective ingates 417, 415, 413, 422 and 421, 19 and their respective outgates 418, 414, 423 and 424.
Additionally in FIGURE 4B, an ingate 428 is also provided 21 for register 420 to permit the existing configuration in 22 the PSD 427 to be placed in the configuration register 420.
23 All of the modem inputs and outputs converge in modem 411 24 into a bus in a conventional manner.
An RM command is sent by the microprocessor to a 26 selected RM whenever the microprocessor wishes the RM
27 to perform an operation with regard to the data bus 431 ~O~Z786 1 or any register 416, 425 or 420 in the RM. The RM command format is illustrated in FIGURE 10, in which the bit posi-tions 4 through 7 contain the RM command operation code.
Decoder 412 contains a clock (not shown) which begins a cycle on each byte received from the modem, except after decoder 412 senses a command code in which case it provides an extra cycle for each of the control commands 1 through 10 in the following RM Command Table and provides two extra cycles after sensing data command 11 in the Table. The cod-ing of the bits 4, 5, 6 and 7 received by command decoder 412 activates decoder outputs 1 - 10 in FIGURE 4A and de-coder outputs 1 - 11 in FIGURE 4B corresponding to the like numbered command codes in the following table:
RM COMMAND TABLE

CMD CMD OPCODE BITS
NO. 4 5 6 7 RM OPERATION
1 0 0 0 1 Outgate MTR to Modem 2 0 0 1 0 Ingate MTR from I/O CU
3 0 0 1 1 Ingate CNFG from Modem 4 0 1 0 0 Ingate CNFG from panel CNFG Switches 0 1 0 1 Outgate CNFG for Channel Switch 6 0 1 1 0 Outgate CNFG to Modem 7 0 1 1 1 Ingate control from Modem 8 1 0 0 0 Outgate control to I/O CU

9 1 0 0 1 Ingate control from Panel Control Switches 1 0 1 0 Gate data 11 1 0 1 1 Ingate CNFG from PSD

:

lV8Z786 1 If during an RM cycle, an RM control command of 1 - 9 2 or 11 is sensed, the command is extended during the next 3 cycle by transmission of one byte of configuration, control 4 or maintenance information from block 3 to the RM or from the RM to block 4 as shown in FIGURES 11A, B and C. The 6 configuration or control bit (CNFG/CTRL) in block 3 is not 7 transmitted to the RM. If the data command 10 is sensed, the 8 transmission of the command to the RM is immediately followed 9 by the transmission of two bytes of data between the RM and 10 CACU during the following two cycles (i.e. one byte per 11 cycle).
12 Output 433 transfers a row of bits received from the CACU
13 which can be either configuration information for a channel 14 switch or control information for an I/O control unit or processor console. A preceding command on line 432 activates line 3 if 16 it is configuration information for register 420 or activates 17 line 7 if it is I/O CU control or processor console control 18 information for register 425. Input 434 transfers the configuration 19 content of register 420 to the modem 411 for transmittal back to the CACU in response to a command 6. Input 435 transfers 21 the content of a maintenance register (M~R) 416 to modem 411 22 for transmittal to the CACU. Thus Modem 411 can send back to 23 the microprocessor store 217 the content of register 416 or 24 420 on the command of the microprocessor 216.
Control register 425 is the means by which commands, such 26 as IPL or reset (which normally are initiated by pushbutton 27 on processors or control units), may also be initiated under 28 control of the CACU. When switch 451 is in Local Control :
.,~.

108Z786 ~

1 position, decoder 412 opens gates 415 and 414 so that the 2 control switches 455 are outputted to the I/0 control unit 3 or processor console on lines 461A through 461N. When 4 switch 451 is in remote control position, microprocessor decoder 412 controls the gating of control data from the 6 modem 411 to the control register 425, whereby the same 7 control switch functions can be initiated electronically 8 through a sequence of RM command 7, data, and RM command 8 9 (see above RM command table) sent to modem 411 from the CACU.
11 In FIGURE 4A, the switch configuration output is provided 12 by an eight wire output bus 426 which connects the eight out-13 puts from register 420 to each of three RM outputs 441, 442 14 and 443. The output 441 (which may be a plug) connects to all eight wires in bus 426 and is connectable to a cross-bar 16 switch, such as shown in FIGURE 5B. FIGURE 5B illustrates 17 the eight input connections of the channel cross-bar switch 18 M to the eight wire output of adapter RM in FIGURE 4A or 4B.
19 Output 442 is for a four-channel switch and it is connected to the four wires A, B, C and D in bus 426. Output 442 is 21 connectable to a four-channel CU switch of the type shown 22 in Figure 7B. Similarly, output 443 is connectable to a 23 two-channel CU switch of the type shown in FIGURE 7A. Thus, 24 FIGURES 7A and 7B illustrate how the two-channel CU switch and four-channel CU switch with RM's connect to the TM lines 26 in the CACU and how they are internally laid out. These 27 two-channel and four-channel CU switches may be constructed 1 in the manner of the type commercially available from IBM.
2 Register 416 receives maintenance information from one 3 or more connected outboard device(s), such as from a control 4 unit, a remote console, or a service processor. The bits in the register represent the status of abnormal conditions 6 such as I/O over-temperatures, I/O machine check, I/O power 7 down, etc., and they are separate from the normal status bits 8 transmitted from an I/O control unit to a conventional data 9 processing system.
A local control panel is also provided in FIGURE 4A
11 with the RM. The panel has a plurality of maintenance 12 indicators 456 which respectively indicate the outputs of 13 bit positions in the maintenance register 416. Also, the 14 panel includes a plurality of configuration and control ~5 ~witches 453 and 455, which settings can be put into registers 420 16 and 425 when a switch 451 is manually set to its local control 17 position which causes decoder 412 to activate its outputs 4 18 and 9 to condition gates 422 and 415 to ingate the settings of 19 the configuration and control switches 453 and 455.
FIGURE 4B adds a persistent storage unit 427 to the 21 basic RM structure shown in FIGURE 4A. Unit 427 contains 22 eight persistent storage devices PSD 1-8, which correspond 23 to the eight bit positions in configuration register 420.
24 The persistent storage devices may be of the same type used in the persistent storage unit 227 in the PWL adapter 230 in 26 FIGURE 3. In such case, the unit 427 comprises eight 27 bistable relays. Any other non-volatile storage devices may 28 likewise be used for each PSD, such as a ferrite core device.
PO9-75-031 ~30-1 In FIGURE 4B, the RM outputs (which are the same as 2 bus 426 in FIGURE 4A) are connected to the PSD out~uts of 3 unit 477. Each bit in unit 427 is fed back to respective 4 inputs of register 420 via an ingate 428 in response to modem command 11 in the TABLE above, which can be issued by 6 the CACU whenever the CACU requires the content of volatile 7 register 420 to be reset to the configuration currently stored 8 in PSD unit 427. Then command 6 in the TABLE above can be 9 issued by the CACU to outgate the reset content of register 420 to the modem, which transfers it back to the CACU so that 11 it can reconst,ruct the system configuration existing at the 12 time of a loss of the content of the volatile microprocessor 13 storage 217, or configuration register 420.
14 Proces~or Control of CACU
The CACU is controlled by the processor commands 910 - 917 16 shown in FIGURE 9. These commands can be issued by any :
17 of processors l-N, although if required the system can 18 exclude certain processors by means not part of this 19 invention.

' 20 The processor commands used in the embodiment are conven-. :.
21 tional channel commands tailored to CACU use which have the ,~ 22 format discussed in pages 192 to 256 in a prior publication .,, '' 23 entitled "IBM System/370 Principles of Operation" (Form ', 24 No. GA22-7000-3). In this regard write command 911 and , 25 read command 915 shown in FIGURE 9 may be the S/370 write 26 and read commands described in that publication, while all 27 of the other c,ommands in FIGURE 9 can be S/370 control 28 commands distinguished by different modifier bits in the , ~`~ 29 command code of the type described in that publication.

1()8Z786 1 Only bits 0-31 of the commands are shown in FIGURE 9, since 2 bits 32-63 have the conventional flag and byte count field 3 defined in this prior publication.
4 The processor commands control the microprocessor 216, which then controls blocks and programs in the 6 microprocessor store 217 illustrated in FIGURE 8. The 7 microprograms and blocks may be placed in the micro-8 processor storage unit 217 by initial program loading 9 (IPL) of unit 217 from the disk file 223. The hardware in time-multiplexers 210, 226 and 241 in FIGURE 2 and 11 the microprocessor programs 801 in FIGURE 8 control 12 transfers of control signals and data through the CACU, 13 buffered in blocks 1 and 3 in store 217 as shown in FIGURE 8.
14 These microprocessor programs are initiated by the command signals transmitted from any processor via its channel connected 16 to an ITF plug of the CACU. Each processor command in FIGURE
17 9 has an address in the processors' main store 901, at which 18 is found an address in the microprocessor store 217. When 19 issued, the processor command activates conventional channel lines to its ITF plug.
21 The write control command 910 followed by a 22 write command 911 are used together by any processor 23 to construct or modify any of the blocks or microprograms 24 shown in FIGURE 8, or to write into any other field in microprocessor store 217. Write control command 910 26 is executed by the processor accessing the addressed location 27 in the CPU's main store 901 shown in FIGURE 9 and transmitting 28 its content as a control signal to the ITF plug for that 29 processor.
The control signal generated by the command code in any 31 of commands 910 - 917 is sent to the microprocessor 216 from 10827~6 1 that ITF plug as an address, which activates an executive 2 microprogram in store 217 that uses the control signal to 3 access a row in block 2 to start a microprogram correspond-,, 4 ing to the received processor command. For example the signals provided by the processor write command dispatch 6 a write program in microprocessor store 217, which is then 7 executed by the microprocessor to write the received data at 8 the location specified. In this manner, the data transmitted 9 from the CPU main store address in the following write command 911 is put into the microstore address transmitted by the write 11 control command 910.
12 The rows in block 2 in FIGURE 8 thus contain addresses 13 to entry points in microprograms 801 in storage unit 217.
14 Each row (CNFG3 in block 1 in FIGURE 8 can be set to a particular configuration for the PWL units, and its 16 different rows then store different available PWL unit 17 configurations. Thus, a row with a required configuration 18 is chosen by transferring the content of that row in 19 block 1 to the persistent storage unit 227 in FIGURE 2;
this is done by a processor issuing the "configure PWL
21 units" control command 912 in FIGURE 9. Command 912 22 transfers fro~ the processor main store 901 the address 23 of the required row in block 1 in microprocessor store 217.
24 Then the row contents are transferred to persistent storage unit 227 in FIGURE 2 via bus 212 and bus extension 26 221. The P~L unit configuration is changed by selecting 27 and transferring another row of block 1 which contains 28 the next required configuration. Block 1 is initially set 1 up and can be later changed by means of command 910 and 2 911 for all switchable configurations for the PWL system.
3 Further, if any PWL units configuration is not found in 4 block 1, a new configuration can at a later time be entered into a selected row in block 1 by use of the commands 910 6 and 911. Thus there are S number of different PWL configura-7 tions which can be predetermined in block 1.
8 Similarly, the "Configure or control RM units" command 9 913 is used to obtain any RM units configuration or control requirement in which the main store address of command 913 11 contains the address of a row in block 3 in store 217.
12 The rows in block 3 contain either a RM cross-bar switch 13 configuration signal (FIGURE llA), or a RM I~O switch 14 configuration signal (FIGURE llB) for a specified RM, or a control signal to the RM's corresponding to the respective 16 rows. The channel signals issued for the command codes are 17 interpreted by microprocessor 216 in the conventional way to 18 initiate respective microprograms. This is done by the micro- -19 processor using the channel command code signals to access respective rows in block 2 to initiate microprograms selected 21 therefrom.
22 The channel signals issued for the command codes of 23 the "Configure or control RM units" command 913 and "read 24 MTR" command 914 access the rows in block 2 to initiate execution of the microprograms which reads rows 26 from blocks 1 and 3.
27 A microprocessor command of the type shown in FIGURE
28 10 is issued by the "Configure or control RM units"

' :

. ~ . .. .

lO~Z786 1 microprogram to select a particular RM which is to have its 2 units configured or have a control signal issued by a command 3 913, which is the RM specified by the address in a selected 4 row in block 3.
The "read MTR" command 914 from a processor 6 signals the microprocessor to execute a microprogram that 7 issues command 1 in the MICROPROCESSOR COMMAND TABLE specified 8 previously herein, wherein command 1 outgates the content of 9 the RM maintenance (MTR) register 416 on its TML to the microprocessor which puts it into that RM's TML index in 11 block 4. Then a processor issues a "read MTR" command 914 12 followed by a read command 915, by which the channel transmits 13 to the CACU the TML index for the required status in block 4.
14 The CACU responds by accessing that TML index in block 4 and transmitting the maintenance data to the main store location in 16 read command 915. In this manner, outboard maintenance 17 status is put in block 4 and then transferred back to the 18 processor main store under the control of any processor.
19 Recovery command 917 is utilized by any processor after any suspected failure in the multi-21 system. Command 916 signals the CACU to IPL and recover 22 the last specified multisystem configuration by reloading 23 the microprocessor store 217 with the last check-pointed 24 version of the blocks and programs stored on floppy disk 223, and then the microprocessor issues microprocessor 26 commands to the configuration entries in blocks 1 and 3 27 from the existing settings in the PSD units 227 in the 28 PWL adapter, and from PSD units 427 in the RM adapters.

~OBZ786 l Thus, the current CNFG entry in block l is reset by a 2 command to recovery encod~r 250 in FIGURE 2, and entries 3 in block 3 are restored by scanning all RM's using micro-4 processor commands 10 and 6 on each RM. A completion signal is posted in the main store address for command 6 917 when the checkpoint recovery is completed. Block 4 is 7 restored by a processor issuing "read MTR" command 8 914 and read command 915 f~r each TML.
9 MultiplexedlOperations in CACU
Each processor is connected to a different ITF plug 11 in the channel adapter 201 of the CACU in FIGURE 2. There-12 fore, the CACU identifies a particular processor ~y means of 13 its unique ITF plug.
14 The channel time-multiplexer 210, in FIGURE 2 is conven-tional.
16 Any processor can get itself connected to the CACU by 17 issuing a select instruction, such as an IBM S/360 Start I/O
18 instruction (SIO) in which the CACU is addressed by a unique 19 address in the control uni~ field of the instruction. The ~-~ 20 connection is then made between the CACU and the processor 21 [if the CACU is not busy, i.e. not presently connected to some 22 other processor (or process)], in the conventional manner that 23 processor to control unit connections are made on conventional 24 data processing systems. If the CACU is busy, the processor may do something else, and at a later time it reissues the 26 SIO instruction until it finds the CACU is not busy and the 27 connection is made. Once the processor is connected, it 28 transmits its commands and/or data to the CACU, and they are .

1 performed or transmitted by the CACU to its addressed outboard 2 unit(s). When the processor stops the transmission or 3 interrupts its transmission beyond a predetermined time period, 4 the connection is broken, and the CACU becomes non-busy and S thereby is selectable by any processor which thereafter issues 6 a SIO instruction for the CACU.
7 If the processor transmits control information for a 8 CACU controlled crossbar or CU channel switch, the CACU sets 9 up the channel switch for the required I/O connections and disconnects from the processor. Then all subsequent trans-11 fers between the connected devices and the processor bypass 12 the CACU, which is free to service other processors.
13 In this manner, the data of any processor can be ; 14 transmitted to or from any data RM. Thus, the CACU can switch any processor to any data RM by merely connecting any 16 processor to any RM.
17 A human operator at a console connected through the 18 RM adapter 240 can therefore control the console's connection 19 to any processor in order to send or receive messages from any processor. This is done by the operator typing a 21 command in the conventional manner at the console, which 22 is sent to any processor currently connected to the console.
23 The console's command identifies any processor to which the 24 console requests are to be connected. The CACU makes the connection between the console and the requested processor.
26 For example, assume a console has a data RM connected 27 to TML-2, which is currently connected to processor N.
28 Hence, the console currently communicates only with processor .

.

1 N. Suppose the human operator types in a command, e.g.
2 "CONNECT TML-2 to ITF 1" which requests the console be 3 connected to processor 1. This command is received by 4 the CACU which establishes a connection between the console and the requested processor 1. In this manner, the console 6 is switched to processor 1, which is now the only processor 7 which can receive and transmit messages to and from the 8 console. In this manner, the console can be connected to 9 any processor at the console's request.
Further, a console can switch another console or device 11 among the processors using this same technique. Also, it is 12 apparent that any processor can switch any RM connected 13 console from any other processor to itself, or from itself 14 to any other processor, without receiving any request from any console.
16 While the invention has been particularly shown and 17 described with reference to preferred embodiments thereof, it 18 will be understood by those skilled in the art that the fore-19 going and other changes in form and details may be made therein without departing from the spirit and scope of the ~ -21 invention.
22 What is claimed is:

.~ .

. ~

Claims (11)

The embodiments of the invention in which an exclusive property or privilege is claimed are defined as follows:
1. A system control arrangement for obtaining selective connections among one or more CPUs and remote devices, comprising:
a configuration and control unit (CACU) connected between the CPUs and the devices, the CACU having at least one CACU modem for communicating control informa-tion for at least one remote device, a remote modem adapter located with the remote device, the remote modem adapter comprising a remote modem connected by a time-multiplexed transmission line to the CACU modem, a command decoder having an input connected to the output of the remote modem, a plurality of control lines providing an output of the command decoder being select-ively activated in response to commands received by the command decoder from the CACU, and a configuration register for storing a path between a selected one of the one or more processors in the system and the remote device or any I/O unit connected to the remote device, the configuration register having at least an input gate and an output gate, each of the gates having a control input connected to different ones of the control lines of the command decoder, the input gate also connected to an output of the remote modem, whereby the output gate provides configuration sig-nals for the remote device on a command from the CACU
to the command decoder.
2. A system control arrangement as defined in claim 1, the remote adapter further comprising:
a control register for receiving control information from the CACU for the remote device, the control register having at least an input gate and an output gate, each of the gates having a control input connected to different of the control lines of the command decoder, the input gate being connected to an output of the remote modem, whereby the output gate provides a control signal out-put to control operations of the remote device.
3. A system control arrangement as defined in claim 2, the remote modem adapter further comprising a panel input gate of the control register, a control panel for the remote modem adapter having a plurality of manual switches connected to the panel input gate, and the panel input gate also connected to a different of the control lines from the command decoder for ingating the setting of the manual switches into the control register, whereby the manual switches enable control of the content of the control register either locally at the remote modem adapter or remotely from the CACU.
4. A system control arrangement as defined in claim 2, the remote modem adapter further comprising means connecting the output of the control register in the remote modem adapter to a service processor to enable the service processor to control the normally-operator-initiated console functions which include re-setting of registers and starting of initial program loading of any of the one or more processors or devices in a data processing multi-system.
5. A system control arrangement as defined in claim 1, the remote adapter further comprising a maintenance register for receiving maintenance status signals from the remote device, the maintenance register having at least an input gate and an output gate, each of the gates having a control input con-nected to different of the control lines of the com-mand decoder, the output gate being connected to an in-put of the remote modem, the input gate being con-nected to the remote device for receiving maintenance status signals therefrom, whereby the maintenance register transmits the maintenance status signals to the CACU from the maintenance register on a command from the CACU.
6. A system control arrangement as defined in claim 1, the remote adapter further comprising an additional output gate for the configuration register connected to the input of the remote modem, the additional output gate also connected to a different of the control lines of the command decoder to gate the signals in the configuration register back to the CACU
upon a command from the CACU to the command decoder, whereby a system can reconfigure the path from a pro-cessor to the device by using the signals currently stored in the configuration register upon a failure of the path external to the remote modem adapter.
7. A system control arrangement as defined in claim 1, remote modem adapter further comprising a persistent storage unit having inputs connected to the output of the configuration register, the per-sistent storage unit being set to the state of content of the configuration register, gating means connected to the command decoder and the persistent storage unit for gating the state of the persistent storage unit into the configuration register upon a command from the CACU to the command decoder, whereby failure of the remote modem may not interfere with reconfiguring the path for the remote device.
8. A system control arrangement for obtaining selec-tive connection among one or more CPUs, local devices, and remote devices, comprising a configuration and control unit (CACU) connected between the CPUs and the devices, the CACU having at least one CACU modem for communicating control informa-tion for at least one remote device, the CACU having a parallel wire adapter for communicating configuration and control information to the local devices, a remote modem adapter located with the remote device, the remote modem adapter comprising a remote modem connected by a time-multiplexed transmission line to the CACU modem, a command decoder having an input connected to the output of the remote modem for receiving commands from the CACU, a plurality of control lines providing out-puts of the command decoder being selectively activated in response to commands received by the command decoder from the CACU, a configuration register for storing a data path between any selected one of the one or more processors in the system and the remote device, first means for ingating an output of the remote modem into the configuration register in response to an ingate configuration command from the CACU, second means for outgating the configuration register to the CACU in response to an outgate configura-tion command from the CACU, a control register for receiving control signals from the CACU for the remote device, third means for ingating an output of the remote modem into the control register in response to an in-gate control command received by the command decoder, fourth means for outgating the control register in response to an outgate control command received by the command decoder, a maintenance register for receiving maintenance status signals from the remote device, fifth means for ingating status signals from the remote device into the maintenance register in response to an ingate maintenance command received by the command decoder, sixth means for outgating the maintenance register to an input of the remote modem in response to an out-gate maintenance command received by the command decoder, whereby CACU commands can be initiated by any one of the one or more processors to control the overall configuration, control and maintenance of a multi-system.
9. A system control arrangement as defined in claim 8, the remote modem adapter further comprising seventh means for outgating the configuration regis-ter to the remote device to control the switching state of the remote device.
10. A system control arrangement as defined in claim 8, the remote modem adapter further comprising a persistent storage device connected to the con-figuration register and being set to the state of the configuration register, eighth means for gating the setting of the persis-tent storage device into the configuration register, whereby the eighth means can restore the configura-tion register after failure of its content, and the second means can outgate a restored setting from the configuration register to the CACU for enabling recon-figuration of the path between the remote device and any processor.
11. A system control arrangement as defined in claim 8, the remote device being a crossbar switch, a channel switch or an I/O device.
CA269,157A 1976-01-05 1977-01-05 Configuration and control unit for a heterogeneous multi-system Expired CA1082786A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CA332,636A CA1084631A (en) 1976-01-05 1979-07-27 Configuration and control unit for a heterogeneous multi-system

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US646,698 1976-01-05
US05/646,698 US4014005A (en) 1976-01-05 1976-01-05 Configuration and control unit for a heterogeneous multi-system

Publications (1)

Publication Number Publication Date
CA1082786A true CA1082786A (en) 1980-07-29

Family

ID=24594108

Family Applications (1)

Application Number Title Priority Date Filing Date
CA269,157A Expired CA1082786A (en) 1976-01-05 1977-01-05 Configuration and control unit for a heterogeneous multi-system

Country Status (16)

Country Link
US (2) US4014005A (en)
JP (2) JPS5285445A (en)
AT (1) AT376310B (en)
BE (1) BE848933A (en)
BR (1) BR7700046A (en)
CA (1) CA1082786A (en)
CH (1) CH610121A5 (en)
DD (1) DD129003A5 (en)
DE (1) DE2655827C3 (en)
ES (1) ES454788A1 (en)
FR (1) FR2337371A1 (en)
GB (1) GB1556228A (en)
IT (1) IT1070427B (en)
NL (1) NL7700070A (en)
SE (1) SE420031B (en)
ZA (1) ZA766572B (en)

Families Citing this family (97)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1572894A (en) * 1976-03-04 1980-08-06 Post Office Data processing equipment
US4070704A (en) * 1976-05-17 1978-01-24 Honeywell Information Systems Inc. Automatic reconfiguration apparatus for input/output processor
US4149244A (en) * 1976-06-07 1979-04-10 Amdahl Corporation Data processing system including a program-executing secondary system controlling a program-executing primary system
GB1536046A (en) * 1976-06-30 1978-12-20 Ibm Data processing system power control
US4228496A (en) * 1976-09-07 1980-10-14 Tandem Computers Incorporated Multiprocessor system
US4177514A (en) * 1976-11-12 1979-12-04 General Electric Company Graph architecture information processing system
JPS5362945A (en) * 1976-11-17 1978-06-05 Toshiba Corp Disc address system
US4101960A (en) * 1977-03-29 1978-07-18 Burroughs Corporation Scientific processor
JPS53121441A (en) * 1977-03-31 1978-10-23 Toshiba Corp Duplicated information processor
JPS53124943A (en) * 1977-04-08 1978-10-31 Agency Of Ind Science & Technol Composite information processor
US4155117A (en) * 1977-07-28 1979-05-15 International Business Machines Corporation Synchronizing channel-to-channel adapter
US4128873A (en) * 1977-09-20 1978-12-05 Burroughs Corporation Structure for an easily testable single chip calculator/controller
US4155118A (en) * 1977-09-20 1979-05-15 Burroughs Corporation Organization for an integrated circuit calculator/controller
GB1545169A (en) * 1977-09-22 1979-05-02 Burroughs Corp Data processor system including data-save controller for protection against loss of volatile memory information during power failure
US4149243A (en) * 1977-10-20 1979-04-10 International Business Machines Corporation Distributed control architecture with post and wait logic
JPS6016664B2 (en) * 1977-10-28 1985-04-26 豊田工機株式会社 data transfer device
FR2411443A1 (en) * 1977-12-07 1979-07-06 Cii Honeywell Bull Data processing system re-configuration module - has first processor for managing re-configuration requests associated with control circuitry
US4386400A (en) * 1977-12-15 1983-05-31 International Business Machines Corp. Reset of a selected I/O channel and associated peripheral equipment by means independent of the channel
JPS5494850A (en) * 1978-01-11 1979-07-26 Nissan Motor Arithmetic processor
JPS5833974B2 (en) * 1978-01-11 1983-07-23 株式会社日立製作所 Multi-computer system startup equipment
US4276594A (en) * 1978-01-27 1981-06-30 Gould Inc. Modicon Division Digital computer with multi-processor capability utilizing intelligent composite memory and input/output modules and method for performing the same
US4246637A (en) * 1978-06-26 1981-01-20 International Business Machines Corporation Data processor input/output controller
US4244019A (en) * 1978-06-29 1981-01-06 Amdahl Corporation Data processing system including a program-executing secondary system controlling a program-executing primary system
JPS559202A (en) * 1978-06-30 1980-01-23 Fujitsu Ltd Common control system by service processor
US4266271A (en) * 1978-10-10 1981-05-05 Chamoff Martin E Reconfigurable cluster of data-entry terminals
US4370708A (en) * 1978-10-31 1983-01-25 Honeywell Information Systems Inc. Logic system for selectively reconfiguring an intersystem communication link
FR2469752B1 (en) * 1979-11-14 1986-05-16 Bull Sa DEVICE FOR SHARING A CENTRAL SUBSYSTEM OF AN INFORMATION PROCESSING SYSTEM INTO SEVERAL INDEPENDENT SUBSYSTEMS
US4390943A (en) * 1979-12-26 1983-06-28 Honeywell Information Systems Inc. Interface apparatus for data transfer through an input/output multiplexer from plural CPU subsystems to peripheral subsystems
US4327410A (en) * 1980-03-26 1982-04-27 Ncr Corporation Processor auto-recovery system
AU539418B2 (en) * 1980-05-05 1984-09-27 Westinghouse Electric Corporation Automatic fault detection of hardware
US4866604A (en) * 1981-10-01 1989-09-12 Stratus Computer, Inc. Digital data processing apparatus with pipelined memory cycles
US4562533A (en) * 1981-12-03 1985-12-31 Ncr Corporation Data communications system to system adapter
JPS58119057A (en) * 1981-12-31 1983-07-15 Fujitsu Ltd System maintenance system
US4459658A (en) * 1982-02-26 1984-07-10 Bell Telephone Laboratories Incorporated Technique for enabling operation of a computer system with a consistent state of a linked list data structure after a main memory failure
JPS5914066A (en) * 1982-07-14 1984-01-24 Hitachi Ltd Device for controlling switching of electronic computer system
US4604690A (en) * 1983-02-22 1986-08-05 International Business Machines Corp. Dynamic configuration for added devices
US4590557A (en) * 1983-09-12 1986-05-20 Pitney Bowes Inc. Method and apparatus for controlling software configurations in data processing systems
DE3566314D1 (en) * 1984-04-26 1988-12-22 Bbc Brown Boveri & Cie Apparatus for saving a calculator status
US4646298A (en) * 1984-05-01 1987-02-24 Texas Instruments Incorporated Self testing data processing system with system test master arbitration
US4633466A (en) * 1984-05-01 1986-12-30 Texas Instruments Incorporated Self testing data processing system with processor independent test program
JPS61182160A (en) * 1985-02-06 1986-08-14 Toshiba Corp Data processing device
US4751634A (en) * 1985-06-14 1988-06-14 International Business Machines Corporation Multiple port communications adapter apparatus
US4837677A (en) * 1985-06-14 1989-06-06 International Business Machines Corporation Multiple port service expansion adapter for a communications controller
JPS6219904A (en) * 1985-07-18 1987-01-28 Diesel Kiki Co Ltd Controller using microprocessor
GB2189061A (en) * 1986-03-10 1987-10-14 Hitachi Ltd Management of system configuration data
EP0237841B1 (en) * 1986-03-21 1991-07-24 Siemens Aktiengesellschaft Method for processing configuration changes of a data processing system and device for carrying out the method
US5109484A (en) * 1986-04-09 1992-04-28 International Business Machines Corporation Self configuring terminal which polls loop network and generates list of connected devices for use in selectively downloading control programs
US4816990A (en) * 1986-11-05 1989-03-28 Stratus Computer, Inc. Method and apparatus for fault-tolerant computer system having expandable processor section
EP0267613B1 (en) * 1986-11-12 1995-03-01 Nec Corporation Micro processor capable of being connected with coprocessor
US5038320A (en) * 1987-03-13 1991-08-06 International Business Machines Corp. Computer system with automatic initialization of pluggable option cards
US4868783A (en) * 1987-06-15 1989-09-19 International Business Machines Corporation Dynamic port reconfiguration
US5072366A (en) * 1987-08-04 1991-12-10 Digital Equipment Corporation Data crossbar switch
US4970640A (en) * 1987-08-28 1990-11-13 International Business Machines Corporation Device initiated partial system quiescing
US5081575A (en) * 1987-11-06 1992-01-14 Oryx Corporation Highly parallel computer architecture employing crossbar switch with selectable pipeline delay
US4885739A (en) * 1987-11-13 1989-12-05 Dsc Communications Corporation Interprocessor switching network
US5237688A (en) * 1987-11-18 1993-08-17 International Business Machines Corporation Software packaging structure having hierarchical replaceable units
JPH07111713B2 (en) * 1988-02-24 1995-11-29 富士通株式会社 Configuration change control method
US5257387A (en) * 1988-09-09 1993-10-26 Compaq Computer Corporation Computer implemented method and apparatus for dynamic and automatic configuration of a computer system and circuit boards including computer resource allocation conflict resolution
US5107496A (en) * 1989-10-20 1992-04-21 International Business Machines Corp. Method and system for detecting and recovering from switching errors
AU650242B2 (en) * 1989-11-28 1994-06-16 International Business Machines Corporation Methods and apparatus for dynamically managing input/output (I/O) connectivity
US5056001A (en) * 1989-12-20 1991-10-08 Ge Fanuc Automation North America, Inc. Method for configuring an input/output module coupled to a programmable logic controller
US5774642A (en) * 1990-08-09 1998-06-30 Bull S.A. Architecture for dynamic service processor exchange providing multitasking environment where multiple processors have access to a system configuration table
FR2665778B1 (en) * 1990-08-09 1993-06-18 Bull Sa ARCHITECTURE FOR DYNAMIC EXCHANGE OF SERVICE PROCESSOR.
US5269011A (en) * 1990-09-24 1993-12-07 Emc Corporation Dynamically reconfigurable data storage system with storage system controllers selectively operable as channel adapters on storage device adapters
US5761479A (en) * 1991-04-22 1998-06-02 Acer Incorporated Upgradeable/downgradeable central processing unit chip computer systems
EP0510241A3 (en) * 1991-04-22 1993-01-13 Acer Incorporated Upgradeable/downgradeable computer
US5551012A (en) * 1991-04-22 1996-08-27 Acer Incorporated Single socket upgradeable computer motherboard with automatic detection and socket reconfiguration for inserted CPU chip
US5321813A (en) * 1991-05-01 1994-06-14 Teradata Corporation Reconfigurable, fault tolerant, multistage interconnect network and protocol
EP0529142A1 (en) * 1991-08-30 1993-03-03 Acer Incorporated Upgradeable/downgradeable computers
US5423026A (en) * 1991-09-05 1995-06-06 International Business Machines Corporation Method and apparatus for performing control unit level recovery operations
US5410300A (en) * 1991-09-06 1995-04-25 International Business Machines Corporation Distributed crossbar switch architecture
US5317712A (en) * 1991-12-19 1994-05-31 Intel Corporation Method and apparatus for testing and configuring the width of portions of a memory
JP2500993B2 (en) * 1992-07-31 1996-05-29 インターナショナル・ビジネス・マシーンズ・コーポレイション Information processing system and information processing system management method
US6182106B1 (en) 1993-08-30 2001-01-30 International Business Machines Corporation Method and system for providing a common hardware system console interface in data processing systems
US5594874A (en) * 1993-09-30 1997-01-14 Cirrus Logic, Inc. Automatic bus setting, sensing and switching interface unit
US5742848A (en) * 1993-11-16 1998-04-21 Microsoft Corp. System for passing messages between source object and target object utilizing generic code in source object to invoke any member function of target object by executing the same instructions
US5907684A (en) * 1994-06-17 1999-05-25 International Business Machines Corporation Independent channel coupled to be shared by multiple physical processing nodes with each node characterized as having its own memory, CPU and operating system image
US5794014A (en) * 1994-06-27 1998-08-11 Cirrus Logic, Inc. Method and apparatus for interfacing between peripherals of multiple formats and a single system bus
US5727184A (en) * 1994-06-27 1998-03-10 Cirrus Logic, Inc. Method and apparatus for interfacing between peripherals of multiple formats and a single system bus
US5608877A (en) * 1995-03-24 1997-03-04 Cirrus Logic, Inc. Reset based computer bus identification method and circuit resilient to power transience
US5632027A (en) * 1995-09-14 1997-05-20 International Business Machines Corporation Method and system for mass storage device configuration management
US5980448A (en) * 1998-01-28 1999-11-09 Vascor, Inc. Single chamber blood pump
US6275890B1 (en) * 1998-08-19 2001-08-14 International Business Machines Corporation Low latency data path in a cross-bar switch providing dynamically prioritized bus arbitration
US6842104B1 (en) * 1999-03-19 2005-01-11 Matsushita Electric Industrial Co., Ltd. System lsi and a cross-bus switch apparatus achieved in a plurality of circuits in which two or more pairs of a source apparatus and a destination apparatus are connected simultaneously and buses are wired without concentration
US6412002B1 (en) 1999-11-15 2002-06-25 Ncr Corporation Method and apparatus for selecting nodes in configuring massively parallel systems
US6418526B1 (en) 1999-11-15 2002-07-09 Ncr Corporation Method and apparatus for synchronizing nodes in massively parallel systems
US6519697B1 (en) 1999-11-15 2003-02-11 Ncr Corporation Method and apparatus for coordinating the configuration of massively parallel systems
US6745240B1 (en) 1999-11-15 2004-06-01 Ncr Corporation Method and apparatus for configuring massively parallel systems
US7058750B1 (en) * 2000-05-10 2006-06-06 Intel Corporation Scalable distributed memory and I/O multiprocessor system
US6850997B1 (en) * 2000-09-27 2005-02-01 International Business Machines Corporation System, method, and program for determining the availability of paths to a device
US6745347B1 (en) 2000-09-27 2004-06-01 International Business Machines Corporation System, method and program for determining the availability of interfaces to a device from information provided by the device
US6748557B1 (en) 2000-09-27 2004-06-08 International Buisness Machines Corporation System, method, and program for determining the availability of interfaces to a control unit
US6950893B2 (en) * 2001-03-22 2005-09-27 I-Bus Corporation Hybrid switching architecture
US7171499B2 (en) * 2003-10-10 2007-01-30 Advanced Micro Devices, Inc. Processor surrogate for use in multiprocessor systems and multiprocessor system using same
US7640383B2 (en) * 2004-11-05 2009-12-29 Via Technologies Inc. Method and related apparatus for configuring lanes to access ports
CN104348889B (en) * 2013-08-09 2019-04-16 鸿富锦精密工业(深圳)有限公司 Switching switch and electronic device
KR102552270B1 (en) * 2018-11-22 2023-07-07 삼성디스플레이 주식회사 Peeling method for mother protective film and manufacturing method for the organic light emitting display apparatus

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3200380A (en) * 1961-02-16 1965-08-10 Burroughs Corp Data processing system
US3566358A (en) * 1968-03-19 1971-02-23 Bevier Hasbrouck Integrated multi-computer system
US3623011A (en) * 1969-06-25 1971-11-23 Bell Telephone Labor Inc Time-shared access to computer registers
US3812468A (en) * 1972-05-12 1974-05-21 Burroughs Corp Multiprocessing system having means for dynamic redesignation of unit functions
USRE27703E (en) 1972-09-05 1973-07-24 Configuration control in multiprocessors
US3916383A (en) * 1973-02-20 1975-10-28 Memorex Corp Multi-processor data processing system
US3828321A (en) * 1973-03-15 1974-08-06 Gte Automatic Electric Lab Inc System for reconfiguring central processor and instruction storage combinations

Also Published As

Publication number Publication date
FR2337371A1 (en) 1977-07-29
NL7700070A (en) 1977-07-07
CH610121A5 (en) 1979-03-30
JPS5326098B2 (en) 1978-07-31
DE2655827B2 (en) 1978-08-03
IT1070427B (en) 1985-03-29
ZA766572B (en) 1978-06-28
FR2337371B1 (en) 1979-09-28
US4014005A (en) 1977-03-22
AT376310B (en) 1984-11-12
US4075693A (en) 1978-02-21
JPS586975B2 (en) 1983-02-07
ATA916776A (en) 1984-03-15
JPS534443A (en) 1978-01-17
DE2655827A1 (en) 1977-07-14
SE420031B (en) 1981-09-07
JPS5285445A (en) 1977-07-15
DE2655827C3 (en) 1979-04-05
BE848933A (en) 1977-03-16
BR7700046A (en) 1977-09-06
SE7700081L (en) 1977-07-06
ES454788A1 (en) 1978-01-01
GB1556228A (en) 1979-11-21
DD129003A5 (en) 1977-12-21

Similar Documents

Publication Publication Date Title
CA1082786A (en) Configuration and control unit for a heterogeneous multi-system
EP0147046B1 (en) Fault-tolerant communications controlller system
US6321346B1 (en) External storage
US4631661A (en) Fail-safe data processing system
JP3279248B2 (en) Switch mechanism, disk array device having the same, and computer system
EP0057275B1 (en) Digital data storage system
JPS6115263A (en) Control system for command transfer between processors
US4783733A (en) Fault tolerant communications controller system
JPS6321929B2 (en)
CA1084631A (en) Configuration and control unit for a heterogeneous multi-system
JPS5917467B2 (en) Control computer backup method
JPS638500B2 (en)
JPS6113627B2 (en)
JPS59146362A (en) Interface switching control system
JP2725385B2 (en) Data transfer method of information processing system
JPH0551921B2 (en)
JPH05292555A (en) Switch control method and switch system
JPH0445870B2 (en)
JPS62128346A (en) Data transfer device
JPH01209564A (en) Information processor
JPH0126215B2 (en)
JPS6013215B2 (en) System control method
JPH0133858B2 (en)
JPS5850372B2 (en) Data collection and distribution processing system
JPH0150040B2 (en)

Legal Events

Date Code Title Description
MKEX Expiry