CA1150771A - Electrical component testing system for component insertion machine - Google Patents
Electrical component testing system for component insertion machineInfo
- Publication number
- CA1150771A CA1150771A CA000335398A CA335398A CA1150771A CA 1150771 A CA1150771 A CA 1150771A CA 000335398 A CA000335398 A CA 000335398A CA 335398 A CA335398 A CA 335398A CA 1150771 A CA1150771 A CA 1150771A
- Authority
- CA
- Canada
- Prior art keywords
- component
- test
- signal
- power
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B07—SEPARATING SOLIDS FROM SOLIDS; SORTING
- B07C—POSTAL SORTING; SORTING INDIVIDUAL ARTICLES, OR BULK MATERIAL FIT TO BE SORTED PIECE-MEAL, e.g. BY PICKING
- B07C5/00—Sorting according to a characteristic or feature of the articles or material being sorted, e.g. by control effected by devices which detect or measure such characteristic or feature; Sorting by manually actuated devices, e.g. switches
- B07C5/34—Sorting according to other particular properties
- B07C5/344—Sorting according to other particular properties according to electric or electromagnetic properties
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
Abstract
Abstract of the Disclosure A testing system is provided within a component insertion machine for testing a component immediately prior to its insertion into a printed circuit board. The insertion of the component is conditioned upon the successful passage of one or more tests that are dictated for the particular component. Each test includes the selective application of one or more test signals to predefined inputs on the component. Each test furthermore includes a limited application of a particular power condition. A successful passage of the prescribed tests will result in an authorization to insert the component into the printed circuit board.
Description
Field of the Invention This invention relates to machinery which inserts one or more electrical components into a receiving medium such as a printed circuit board. In particular, this invention relates to the testing and verification of an electrical component prior 5 to its insertion into the receiving medium.
:
Background of the Invention Electrical and electronic components are being produced in ever increasing numbers by many different manufacturers 10 today. These manufacturers often subject their products to rigorous quality control standards during and following production.
Notwithstanding this application of quality control standards, these electrical and electronic components still experience various rejection rates by their ultimate users.
The ultimate users often combine several of these electrical or electronic components into a specific circuit configuration which performs one or more functions within an overall electrical or electronic devce. The specific circuit configuration in most cases is dictated~by a printed circuit board which receives .,, '' .
.
"
, :, :
r~7~L
the particular components. The particular components may be automatically inserted into the printed circuit board by a component insertion machine if so desired. This latter approach is usually undertaken by a device manufacturer who is engaged in volume production.
As can be appreciated, it is important to isolate any problem associated with the automatic loading of components in a high volume production situation. This would include any misloading of the wrong components into the component insertion machine.
This would furthermore include the loading of the right components in a wrong manner, i. e . by misorienting them so that they are oriented in the wrong direction for insertion. This would still furthermore include the detection of a component which was either defective from the original component manufacturer or damaged through subsequent handling by the device manufacturer.
The need to check electrical components for the aforementioned reasons has always been offset against the requirements for an expeditious handling and insertion of components by the manufacturer of the electrical or electronic device. This has heretofore governed the lack of comprehensive testing at the 20 point of component insertion. In this regard, testing has usually been limited to a checking of the orientation of a given component by detecting a notch at the forward end of the component. The component is thereafter inserted if the correct orientation is noted .
77:1 Objects of the Invention It is an object of this invention to provide a component insertion machine with the capability of testing electrical components prior to their insertion into a receiving media.
It is another object of this invention to provide a component S insertion machine with the capability of measuring the electrical response characteristics of each component prior to insertion into a receiving medium.
It is still another object of this invention to provide a component insertion machine with the capability of imposing unique test 10 conditions on each electrical component prior to insertion into a receiving medium.
It is a still further object of this invention to provide a component insertion machine with the capability of irrlposing unique test conditions on each electrical component for a predetermined 15 length of time prior to insertion into a receiving medium.
, Summary of the Invention The above and other objects are achieved according to the present invention by locating a plurality of electrical contacts 20 within a pair of finger grippers which normally hold the component immediately prior to its insertion into the receiving medium.
The component is aligned with respect to these electrical contacts when initially gripped by the pair of finger grippers. According to the invention, one or more of the electrical contacts are caused 25 to transmit test signals to the component. Different electrical ~ ' .' ' contacts monitor the response of the component to these test signals. The application of the test signals and the monitoring of the component response thereto are dictated by a selective test controller. The selective test controller is operative to dictate one or more different tests requiring different responses S thereto by each component.
In a preferred embodiment, the tests consist of applying logic level signals to selected pins of a given integrated circuit component. Each test furthermore consists of momentarily applying particularly selected power and ground levels to the integrated 10 circuit component. The pin responses of the integrated circuit are compared with a truth table for the particular integrated circuit component.
In the event that the tested component does not check out, the selective component test control i9 operative to alert the 15 main control of the component insertion machine. The main control will thereafter suspend any further action and will moreover notify the operator of the improper test result.
Brief Description of the Drawings The above and other features of the invention will now be 20 particularly described with reference to the accompanying drawings, in which:
Figure 1 is an overall block diagram of a component insertion machine according to the present invention.
' 7~:~
Figure 2 is a block diagram of the selective component test control.
Figure 3 is a detailed block diagram of the selective component test control of Figure 2.
Figure 4 is a flow chart illustrative of the operations performed by a central processing unit within the selective component test control of Figure 3.
Figures 5a. 5b and 5c illustrate electrically sensitive finger 10 g ppers within the selective component test control of Figure `'' Figure 6 illustrates the test signal gating within the selective : component test control of Figures 2 and 3.
Figure 7 illustrates the compare circuit present in the selective component test control of Figure 3.
Figure 8 illustrates the current generator present in the ~ .
~0selective component test control of Figure 3. . .
~ ' Figure 9 illustrates the ground and current contact selection circuit present in the selective component test control of Figure 3.
. .~
- ~
Description of the Preferred Embodiment Referring to Figure l, a component 1nsertion machine according to the present invention is illustrated in generalized block diagram form. A main control 20is operative to control a component selection and insertion apparatus 22 via a pair of communication 5 links 24 and 26. It is to be appreciated that the main control 20 and the selection and insertion apparatus 22 are general elements to be found in any modern-day component insertion machine. This is illustrated, for example, by the component insertion machine depicted in U. S. Patent No. 4,063,347.
10 The machine in the subject patent is operative to select components in a sequential fashion dictated by the main control system.
The particularly selected components are in each instance transferred to a component inserting mechanism within the machine. The component is subsequently inserted into a receiving medium 15 such as a printed circuit board. I'he main control portion of the machine is operative to therea*er select the next component to be inserted.
In accordance with the present invention, the selection o~ the next component by the main control of a component insertion 20 machine is transmitted to a selective component test control 28. The selective component test control thereafter defines one or more digital tests for the particular component. These tests are applied to the selected component which has been gripped for insertion within the component selection and insertion apparatus 25 22. The responses of the component to the particular tests are .~77~
examined within the selective component test control. The selective component test control is operative to transmit the results of the test to the main control 20.
The main control 20 is thereafter operative to authorize an insertion of the component if the test results are positive:
5 The main control 20 will otherwise suspend insertion of the gripped component and alert the operator of the negative test result .
Referring to Figure 2, the selective component test control 28is illustrated in block diagram form. The component selection 10 signal from the main control 20is applied to a test program selector 30. The test program selector 30is operative to select and define one or more digital tests in response to the component selection : signal. Each test is separately defined b~ a plurality of bilevel signals generated by the test program selector 30. Certain of 15 these test signals are applied to a test signal gating 32. The test signal gating 32 gates input test signal conditions to a pair of electrically sensitive finger grippers 34. As will be explained in detail hereinafterJ the electrically sensitive finger grippers 34 are operative to impose these input test signal conditions 20 on the gripped component.
The test program selector 30 also applies a set of bilevel signal conditions to a compare circuit 36. The compare circuit 36 furthermore receives an indication as to the type of electrical component that is to be tested directly from the test program 25 selector 30 via a line 38. This latter signal in conjunction with , . . ~. , the bilevel signal conditions from the test program selector is operative to configure the compare circuit 36 in a manner which allows for an ultimate comparison with the output signals from the component when under test.
The test program selector 30 also generates a group of 5 bilevel signals which define the particular power and ground conditions for the component which is gripped by the electrically sensitive finger grippers 34. These bilevel signals are applied to a power source 40. The power source 40 is operative to generate a particular power and ground set of conditions which are applied 10 to the electrically sensitive finger grippers 34. The application of power and ground to the component is limited to a predefined time established by the test program selector 30. The various output responses of the thus energized component are compared with an expected set of bilevel signal conditions within the compare 15 circuit 36. This is again done on a timely basis as dictated by a signal from the test program selector 30 via a line 42.
The results of this timely comparison are transmitted back to the test program selector 30 via a line 44. The test program selector 30 thereafter either transmits the results of the test 20 to the main control 20 or implements the next successive test program for the particular component.
Referring now to Figure 3, the selective component test control 28 is illustrated in still further detail. The various logic elements previously appearing in Figure 2 have been similarly 25 labeled in Figure 3. The test program selector 30 and the power source 40 of Figure 2 have been moreover denoted as dotted outline form6. Referring first to the test program selector 30, it i9 seen that the same includes a central processor 46 which interfaces with various other logic elements. The central processor 46 is preferably a micro-processor such as the Intel 8080*- available 5 from the Intel Corp., Santa Clara, California.
The central processor 46 receives the component selection signal from the main control 20 of Figure I as shown. In response thereto, the central processor addresses a memory 48 via an address bus 50. The memory 48 i6 organized in such a manner 10 so as to contain test information pertaining to the component in a group of successively addressable storage locations. The addressing of these storage locations begns with the address generated by the central processor 46 in response to the component selection 6ignal~ Test information is accessed by successively ]~ addressing these storage locations via the addres9 bu9 52 and reading the te8t information stored therein via a memory bus 52. A portion of the accessed test information is loaded into an input assignment register ~4 via an output bus 56. Another portion of the accessed test information is loaded into a truth 20 table register 58 via the output bus 56. The loading of the test information into the respective regi6ters 54 and 5~ is authorized by load signals emanating from an addres9 decoder 60 and appearing on a pair of lines 62 and 64.
The bilevel output signal conditions from the thus loaded 25 input as~iignment register 54 are applied to the test signal gating . ,. * ~egistered trademark ~l5~771 32 via a bus 68 whereas the output signal conditions from the thus loaded truth table register 58 are applied to the test signal gating 32 via a bus 66. The test signal gating is operative to transmit various bilevel signal conditions to the electrically sensitive finger grippers 34 via a bus 70. The electrically sensitive 5 finger grippers 34 are in turn operative to impose these bilevel signal conditions on a gripped component.
Referring again to the central processor 46, it is seen that the right side thereof consists of a number of ports. These ports are common to microprocessors such as the Intel 8080*
10 In accordance with the invention, the central processor 46is operative to transfer certain test information received from the memory 48 to these ports. This information is in turn largely applied to the power source 90 via a set of port buses 74, 76 and 78. One bit of this information is also used to define a "component 15 designation" 6ignal which appears on the line 38. The "component designation" signal is applied to the compare circuit 36.
The test information appearing on the port bu~ 74is applied to a current generator 80. The current generator is operative to subsequently generate a particularly selected current for 20 a predefined time as dictated by the test information on the bus 74. This current is applied to a ground and current input assignment circuit 82 via a line 84. This latter circuit also receives test information from the central processor 46 via the port buses 76 and 78. The ground and current input assignmcnt circuit ~5 82is subsequently operative to desi~nate particular electrical * Registered trademark contacts on the electrically sensitive finger grippers 34 which ~: are to receive the ground and current slgnal conditions. These signal conditions are applied to the particularly deslgnated electrical contacts via a bus 86. The gripped component responds to the thus imposed ground and current input signal conditions 5 (and to the bilevel test signal conditions imposed by the test signal gating 32) and produces a responsive set of output bilevel signals on a bus 88. These bilevel signal responses on the bus 88 are applied to the compare circuit 36. The compare ~ -circuit 36 also receives a set of expected test results from the 10 truth table register 58 via a bus 89. These latter bilevel signal conditions will have been made available to the compare circuit 36 when the truth table register 58 was loaded. The expected bilevel signal conditions from the bus 89 are compared with the actual bilevel test conditions appearing on the bus 89.
15 This is done at such time as a compare authorization signal is received from the address decoder 60 via the line 42. The results of the comparison are transmitted back to the central processor 46 via the line 44. If the comparison result is favorable, the central processor 46 will either implement another test or 20 communicate a positive test result confirmation to the main control 20.
Referring now to Figure 4, a flow chart description of the operations of the central processor 46 is illustrated. The flow chart begins with a decision as to whether or not a component 25 has been selected. As has been previously indicated, this will 7~
be communicated to the central processor 46 by the main control 20. The selection of a component from the main control 20 will moreover lndicate the particular component which is thus selected.
This is accomplished by having previously assigned a particular ~ -number to each component. In other words, each component 5 is previously numbered "0" to "k-l" wherein "k" represents the number of individual components which are to be selected, tested, and inserted. This number will appear in the component signal which is transmitted to the central processor 46.
Following the selection of a component, the central processor lO 46 is operative to set up a test count of "m". This will allow for more than one test to be subsequently implemented. It has been found that at least two tests are usually necessary in order to adequately test a component prior to insertion.
Following the setting up of a test count of "m", the next 15 step is to translate the selected component signal into a memory address identifying the storage location for the first word of information for the first test. This is preferably accomplished by multiplying the component number by the maximum number of storage locations necessary to store test information for any 20 given component. In other words, if it were necessary to set aside a maximum of sixteen storage locations to perform "m"
tests on one or more of the components, then the number sixteen would become the multiplication factor. It is to be appreciated that the actual multiplication factor will depend on the word 25 width of the memory 46 as well as the total number of words '7~7~
which are needed to perform the "m" tests. It is furthermore to be noted that if the first memory address of the component numbered "0" is to be other than zero, then this address will have to also be added to the aforementioned multiplication results.
Having thus defined the first address, the central processor 5 is now operative to access the test information at this address.
In accordance with a predefined loading of test information into the memory 48, the information present at the first memory address pertains to the input assignments for the particular component.
The next step in the flow chart of Figure 4 is hence the reading 10 and writing of these input assignments into the register 54 of Figure 3. Referring to Figure 3, this is accomplished by loading the bus 54 with the particular input assignments and thereafter issuing an address which triggers the address decoder 60 so as to issue a load signal on the line 62 whLch loads the input 15 assignment information into the input assignment register 54.
The input assignments wi~l consist of biles~el signal conditions whieh will be fed in parallel into the input assignment register 54 at such time as the load signal occurs on the llne 62.
In a similar manner, the next step within the overall flow 20 chart of Figure 4 is that of reading and writing the truth table for the test into the register 58. This is accomplished by reading the truth table information stored in the next few successively addressable memory locations within the memory 48 and thereafter loading the same in parallel into the truth table register 58.
:
Background of the Invention Electrical and electronic components are being produced in ever increasing numbers by many different manufacturers 10 today. These manufacturers often subject their products to rigorous quality control standards during and following production.
Notwithstanding this application of quality control standards, these electrical and electronic components still experience various rejection rates by their ultimate users.
The ultimate users often combine several of these electrical or electronic components into a specific circuit configuration which performs one or more functions within an overall electrical or electronic devce. The specific circuit configuration in most cases is dictated~by a printed circuit board which receives .,, '' .
.
"
, :, :
r~7~L
the particular components. The particular components may be automatically inserted into the printed circuit board by a component insertion machine if so desired. This latter approach is usually undertaken by a device manufacturer who is engaged in volume production.
As can be appreciated, it is important to isolate any problem associated with the automatic loading of components in a high volume production situation. This would include any misloading of the wrong components into the component insertion machine.
This would furthermore include the loading of the right components in a wrong manner, i. e . by misorienting them so that they are oriented in the wrong direction for insertion. This would still furthermore include the detection of a component which was either defective from the original component manufacturer or damaged through subsequent handling by the device manufacturer.
The need to check electrical components for the aforementioned reasons has always been offset against the requirements for an expeditious handling and insertion of components by the manufacturer of the electrical or electronic device. This has heretofore governed the lack of comprehensive testing at the 20 point of component insertion. In this regard, testing has usually been limited to a checking of the orientation of a given component by detecting a notch at the forward end of the component. The component is thereafter inserted if the correct orientation is noted .
77:1 Objects of the Invention It is an object of this invention to provide a component insertion machine with the capability of testing electrical components prior to their insertion into a receiving media.
It is another object of this invention to provide a component S insertion machine with the capability of measuring the electrical response characteristics of each component prior to insertion into a receiving medium.
It is still another object of this invention to provide a component insertion machine with the capability of imposing unique test 10 conditions on each electrical component prior to insertion into a receiving medium.
It is a still further object of this invention to provide a component insertion machine with the capability of irrlposing unique test conditions on each electrical component for a predetermined 15 length of time prior to insertion into a receiving medium.
, Summary of the Invention The above and other objects are achieved according to the present invention by locating a plurality of electrical contacts 20 within a pair of finger grippers which normally hold the component immediately prior to its insertion into the receiving medium.
The component is aligned with respect to these electrical contacts when initially gripped by the pair of finger grippers. According to the invention, one or more of the electrical contacts are caused 25 to transmit test signals to the component. Different electrical ~ ' .' ' contacts monitor the response of the component to these test signals. The application of the test signals and the monitoring of the component response thereto are dictated by a selective test controller. The selective test controller is operative to dictate one or more different tests requiring different responses S thereto by each component.
In a preferred embodiment, the tests consist of applying logic level signals to selected pins of a given integrated circuit component. Each test furthermore consists of momentarily applying particularly selected power and ground levels to the integrated 10 circuit component. The pin responses of the integrated circuit are compared with a truth table for the particular integrated circuit component.
In the event that the tested component does not check out, the selective component test control i9 operative to alert the 15 main control of the component insertion machine. The main control will thereafter suspend any further action and will moreover notify the operator of the improper test result.
Brief Description of the Drawings The above and other features of the invention will now be 20 particularly described with reference to the accompanying drawings, in which:
Figure 1 is an overall block diagram of a component insertion machine according to the present invention.
' 7~:~
Figure 2 is a block diagram of the selective component test control.
Figure 3 is a detailed block diagram of the selective component test control of Figure 2.
Figure 4 is a flow chart illustrative of the operations performed by a central processing unit within the selective component test control of Figure 3.
Figures 5a. 5b and 5c illustrate electrically sensitive finger 10 g ppers within the selective component test control of Figure `'' Figure 6 illustrates the test signal gating within the selective : component test control of Figures 2 and 3.
Figure 7 illustrates the compare circuit present in the selective component test control of Figure 3.
Figure 8 illustrates the current generator present in the ~ .
~0selective component test control of Figure 3. . .
~ ' Figure 9 illustrates the ground and current contact selection circuit present in the selective component test control of Figure 3.
. .~
- ~
Description of the Preferred Embodiment Referring to Figure l, a component 1nsertion machine according to the present invention is illustrated in generalized block diagram form. A main control 20is operative to control a component selection and insertion apparatus 22 via a pair of communication 5 links 24 and 26. It is to be appreciated that the main control 20 and the selection and insertion apparatus 22 are general elements to be found in any modern-day component insertion machine. This is illustrated, for example, by the component insertion machine depicted in U. S. Patent No. 4,063,347.
10 The machine in the subject patent is operative to select components in a sequential fashion dictated by the main control system.
The particularly selected components are in each instance transferred to a component inserting mechanism within the machine. The component is subsequently inserted into a receiving medium 15 such as a printed circuit board. I'he main control portion of the machine is operative to therea*er select the next component to be inserted.
In accordance with the present invention, the selection o~ the next component by the main control of a component insertion 20 machine is transmitted to a selective component test control 28. The selective component test control thereafter defines one or more digital tests for the particular component. These tests are applied to the selected component which has been gripped for insertion within the component selection and insertion apparatus 25 22. The responses of the component to the particular tests are .~77~
examined within the selective component test control. The selective component test control is operative to transmit the results of the test to the main control 20.
The main control 20 is thereafter operative to authorize an insertion of the component if the test results are positive:
5 The main control 20 will otherwise suspend insertion of the gripped component and alert the operator of the negative test result .
Referring to Figure 2, the selective component test control 28is illustrated in block diagram form. The component selection 10 signal from the main control 20is applied to a test program selector 30. The test program selector 30is operative to select and define one or more digital tests in response to the component selection : signal. Each test is separately defined b~ a plurality of bilevel signals generated by the test program selector 30. Certain of 15 these test signals are applied to a test signal gating 32. The test signal gating 32 gates input test signal conditions to a pair of electrically sensitive finger grippers 34. As will be explained in detail hereinafterJ the electrically sensitive finger grippers 34 are operative to impose these input test signal conditions 20 on the gripped component.
The test program selector 30 also applies a set of bilevel signal conditions to a compare circuit 36. The compare circuit 36 furthermore receives an indication as to the type of electrical component that is to be tested directly from the test program 25 selector 30 via a line 38. This latter signal in conjunction with , . . ~. , the bilevel signal conditions from the test program selector is operative to configure the compare circuit 36 in a manner which allows for an ultimate comparison with the output signals from the component when under test.
The test program selector 30 also generates a group of 5 bilevel signals which define the particular power and ground conditions for the component which is gripped by the electrically sensitive finger grippers 34. These bilevel signals are applied to a power source 40. The power source 40 is operative to generate a particular power and ground set of conditions which are applied 10 to the electrically sensitive finger grippers 34. The application of power and ground to the component is limited to a predefined time established by the test program selector 30. The various output responses of the thus energized component are compared with an expected set of bilevel signal conditions within the compare 15 circuit 36. This is again done on a timely basis as dictated by a signal from the test program selector 30 via a line 42.
The results of this timely comparison are transmitted back to the test program selector 30 via a line 44. The test program selector 30 thereafter either transmits the results of the test 20 to the main control 20 or implements the next successive test program for the particular component.
Referring now to Figure 3, the selective component test control 28 is illustrated in still further detail. The various logic elements previously appearing in Figure 2 have been similarly 25 labeled in Figure 3. The test program selector 30 and the power source 40 of Figure 2 have been moreover denoted as dotted outline form6. Referring first to the test program selector 30, it i9 seen that the same includes a central processor 46 which interfaces with various other logic elements. The central processor 46 is preferably a micro-processor such as the Intel 8080*- available 5 from the Intel Corp., Santa Clara, California.
The central processor 46 receives the component selection signal from the main control 20 of Figure I as shown. In response thereto, the central processor addresses a memory 48 via an address bus 50. The memory 48 i6 organized in such a manner 10 so as to contain test information pertaining to the component in a group of successively addressable storage locations. The addressing of these storage locations begns with the address generated by the central processor 46 in response to the component selection 6ignal~ Test information is accessed by successively ]~ addressing these storage locations via the addres9 bu9 52 and reading the te8t information stored therein via a memory bus 52. A portion of the accessed test information is loaded into an input assignment register ~4 via an output bus 56. Another portion of the accessed test information is loaded into a truth 20 table register 58 via the output bus 56. The loading of the test information into the respective regi6ters 54 and 5~ is authorized by load signals emanating from an addres9 decoder 60 and appearing on a pair of lines 62 and 64.
The bilevel output signal conditions from the thus loaded 25 input as~iignment register 54 are applied to the test signal gating . ,. * ~egistered trademark ~l5~771 32 via a bus 68 whereas the output signal conditions from the thus loaded truth table register 58 are applied to the test signal gating 32 via a bus 66. The test signal gating is operative to transmit various bilevel signal conditions to the electrically sensitive finger grippers 34 via a bus 70. The electrically sensitive 5 finger grippers 34 are in turn operative to impose these bilevel signal conditions on a gripped component.
Referring again to the central processor 46, it is seen that the right side thereof consists of a number of ports. These ports are common to microprocessors such as the Intel 8080*
10 In accordance with the invention, the central processor 46is operative to transfer certain test information received from the memory 48 to these ports. This information is in turn largely applied to the power source 90 via a set of port buses 74, 76 and 78. One bit of this information is also used to define a "component 15 designation" 6ignal which appears on the line 38. The "component designation" signal is applied to the compare circuit 36.
The test information appearing on the port bu~ 74is applied to a current generator 80. The current generator is operative to subsequently generate a particularly selected current for 20 a predefined time as dictated by the test information on the bus 74. This current is applied to a ground and current input assignment circuit 82 via a line 84. This latter circuit also receives test information from the central processor 46 via the port buses 76 and 78. The ground and current input assignmcnt circuit ~5 82is subsequently operative to desi~nate particular electrical * Registered trademark contacts on the electrically sensitive finger grippers 34 which ~: are to receive the ground and current slgnal conditions. These signal conditions are applied to the particularly deslgnated electrical contacts via a bus 86. The gripped component responds to the thus imposed ground and current input signal conditions 5 (and to the bilevel test signal conditions imposed by the test signal gating 32) and produces a responsive set of output bilevel signals on a bus 88. These bilevel signal responses on the bus 88 are applied to the compare circuit 36. The compare ~ -circuit 36 also receives a set of expected test results from the 10 truth table register 58 via a bus 89. These latter bilevel signal conditions will have been made available to the compare circuit 36 when the truth table register 58 was loaded. The expected bilevel signal conditions from the bus 89 are compared with the actual bilevel test conditions appearing on the bus 89.
15 This is done at such time as a compare authorization signal is received from the address decoder 60 via the line 42. The results of the comparison are transmitted back to the central processor 46 via the line 44. If the comparison result is favorable, the central processor 46 will either implement another test or 20 communicate a positive test result confirmation to the main control 20.
Referring now to Figure 4, a flow chart description of the operations of the central processor 46 is illustrated. The flow chart begins with a decision as to whether or not a component 25 has been selected. As has been previously indicated, this will 7~
be communicated to the central processor 46 by the main control 20. The selection of a component from the main control 20 will moreover lndicate the particular component which is thus selected.
This is accomplished by having previously assigned a particular ~ -number to each component. In other words, each component 5 is previously numbered "0" to "k-l" wherein "k" represents the number of individual components which are to be selected, tested, and inserted. This number will appear in the component signal which is transmitted to the central processor 46.
Following the selection of a component, the central processor lO 46 is operative to set up a test count of "m". This will allow for more than one test to be subsequently implemented. It has been found that at least two tests are usually necessary in order to adequately test a component prior to insertion.
Following the setting up of a test count of "m", the next 15 step is to translate the selected component signal into a memory address identifying the storage location for the first word of information for the first test. This is preferably accomplished by multiplying the component number by the maximum number of storage locations necessary to store test information for any 20 given component. In other words, if it were necessary to set aside a maximum of sixteen storage locations to perform "m"
tests on one or more of the components, then the number sixteen would become the multiplication factor. It is to be appreciated that the actual multiplication factor will depend on the word 25 width of the memory 46 as well as the total number of words '7~7~
which are needed to perform the "m" tests. It is furthermore to be noted that if the first memory address of the component numbered "0" is to be other than zero, then this address will have to also be added to the aforementioned multiplication results.
Having thus defined the first address, the central processor 5 is now operative to access the test information at this address.
In accordance with a predefined loading of test information into the memory 48, the information present at the first memory address pertains to the input assignments for the particular component.
The next step in the flow chart of Figure 4 is hence the reading 10 and writing of these input assignments into the register 54 of Figure 3. Referring to Figure 3, this is accomplished by loading the bus 54 with the particular input assignments and thereafter issuing an address which triggers the address decoder 60 so as to issue a load signal on the line 62 whLch loads the input 15 assignment information into the input assignment register 54.
The input assignments wi~l consist of biles~el signal conditions whieh will be fed in parallel into the input assignment register 54 at such time as the load signal occurs on the llne 62.
In a similar manner, the next step within the overall flow 20 chart of Figure 4 is that of reading and writing the truth table for the test into the register 58. This is accomplished by reading the truth table information stored in the next few successively addressable memory locations within the memory 48 and thereafter loading the same in parallel into the truth table register 58.
2~ The actual 102ding is accomplished by issuing an address signal ~5~37'~3l on the address bus 50 whlch is decoded by the address decoder 60 90 as to in turn issue a load signal on the line 64.
The next step in the flow chart of Figure 4 is that of reading and writing the current selection into a designated port. The particularly designated port will be that associated with the S port bus 74. This will be followed with the reading and writing of the current input assignment into a designated port associated with the port bus 76. The component designation information will be thereafter written into a port associated with the line 38 of Figure 3. The next piece of information to be written into 10 a port is that of the ground a9signment which is written into the port associated with the port bus 78.
It is to be understood that all informat:ion written onto the ports associated with the port buses 74, 7~i and 78 is immediately made available to the downstream recipient logic element~
15 In this regard, the current generator 80 is operative to generate the selected current shortly after the information has been written onto the port associated with the port bus 74. This current is subsequently imposed on a particular contact within the electrically sensitive finger grippers 34 shortly after the current input 20 assignment has been written onto the port associated with the port bus 76. Finally, the ground condition will be imposed on a particular contact within the electrically sensitive finger grippers 34 shor~y after the ground input assignment has been ~ritten onto the port associated with the port bus 78. It is to 25 be appreciated thàt the gripped component will be subjected .,. , l to the particular power level defined by the selected current as soon as the ground condition is imposed. A relatively short transient time will be experienced by the thus energized component.
This transient time is provided for by setting up a predetermined time to allow the component under test to stabilize. This is illustrated S in Figure 4 as a separate step following the reading and writing of the ground assignment into the port associated with port bus 78.
Referring again to Figure 4, it is to be noted that the next -step is to initiate a comparison within the compare circuit 36 0 following the expiration of the predetermined time. This is accomplished within the logic of Figure 3 by issuing an address signal on the address bus 50. This is decoded by the address decoder 60 which in turn issues a compare authorization signal over the line 42 to the compare circuit 36.
The next step to be executed by the central processor ~6 according to the flow chart of Figure 4 is that of getting the result of the comparison which has thus been made by the compare circuit 36. This is accomplished by reading the bilevel signal which is transmitted from the compare circuit 36 to the central 20 processor 46 via the line 44.
The next step within the flow chart of Figure 4 is to zero the ports of the central processor 46. This will effectively cut the power to the component following the completion of the test.
It is to be noted that this cutting of the power to the component 25 will occur shortly after the issuance of the compare authorization , signal. In this regard, an overall time limitation is imposed on the testing of any component by limiting the amount of time during which the component is subjected to actual power.
This time limitation will limit any damage to the gripped component in the event that the same malfunctions during the test.
The next step following the zeroing of the ports is that of noting whether the comparison result from the line 44 is true. If this is answered in the negative, then the central processor 46 is operative to write a "fail" to the main control 20 as the test result. If the answer is yes, then the test count is decremented 10 and the question is asked as to whether or not the test count is equal to zero. If this is answered in the affirmative, then the central processor 46 is operative to write a pass to the main control 20. If the test count is not equal to zero, then the celltral processor 46 is recycled back to point A oY the flow diagram .
15 At this point, the next sequential address to the memory 48 will contain the first word of information for the next test.
This particular word of information will either wholly or partly contain the input assignments for the particular test which is to be implemented. The organization of the test information within 20 the memory 48 is the same as for the first test so as to merely be sequentially addressed as the various steps are performed downstream of point A. This performance of subsequent tests will continue until either a failure of a given test is noted or the test count reaches zero. In the latter case, the central 25 processor is operative to write a "pass" to the main control , ~ .
s7,~
20 over the line which transmits the test results.
It is to be noted that the main control 20 of Figure 1 is operative to appropriately respond to either the "pass" or "fail" signals from the central processor 46. In this regard, the main control 20 is preferably a digital computer which is programmed to 5 perform the normal selection and insertion functions of a component insertion machine. This is the normal configuration of a main -control within a modern-day component insertion machine.
An authorization to proceed to insertion is programmed into the main control. This authorization is made dependent on a 10 receipt of the "pass" signal from the central processor 46.
This authorization is never granted in the case of a component failure. The main control, or a separatel~r dedicated alarm circuit, is responsive to a "fail" signal so as to trigger an alarm which alerts the operator of the machine.
Referring to Figure 5A, a gripped connponent 90 is illustrated within a pair of electrically sensitive finger grippers 92 and 94. The electrically sensitive finger grippers 92 and 94 are a preferred configuration of the electrically sensitive finger grippers 34 in Figures 2 and 3. The gripped component 90 20 is known as a Dual In-line Pin component commonly referred to as a D[P. The particular DIP component contains ten separate pins along each side. It is to be understood that each of these pins may either constitute an input or an output relative to the particular electrical circuitry contained within the component.
It is furthermore understood that at least two of these pins 7'~
may require power and ground conditions for the particular electrical circuitry within the component. These pin designations will vary from one DIP to the next. It is therefore incumbent that each pin be separately and individually contacted for the purpose of creating the appropriate signal condition environment S for that particular pin.
In accordance with the invention, a successful testing of the gripped electrical component 90 will lead to the insertion of its pins into a receiving media such as the printed circuit board 96 of Figure 5a. This will in turn be followed by a cutting lO and clenching of these pins by a pair of moving knives 98 and 100. This will all be dictated by the main control 20 following a successful testing of the component.
Referring to Figure 5b, the finger gr.ipper 92 is illustrated in detail. The finger gripper 92 is hinge!d at its upper end 15 through a set of concentric holes as shown. The opposite end of the finger gripper 92 comprises a plurality of individual electrical contacts such as 102 which separately contact the pins of a gripped component. It is to be understood that the actual number of electrical contacts vary depending on the maximum 20 component size that is to be accomodated. The finger gripper 92 contains ten separate electrical contacts which can accomodate one side of the twenty pin DIP of Figure 5a. The number of contacts present on a pair of electrically sensitive finger grippers will hereinafter be referred to as "n" . It being understood 25 that this number may ~ary depending on the size of the maximum ' .~
DlP which is to be accomodated. `"
The lower end of each electrical contact in Figure 5c is ` ~ recessed so as to receive a circumferential portion of a pin .
Each electrical contact is otherwise constructed so as to carry appropriate load pressures experienced during the insertion 5 of a gripped component on to a printed circuit board. The upper end of each electrical contact such as 102 has an opposite recess therein which fits over an insulated extension 104 of an overall insulative block 106. The insulative extensions are spaced on the insulative block 106 so as to allow for an air space between 10 each electrical contact which fits thereover. In this manner, each electrical contact is electrically isolated from its adjacent electrical contacts.
Each electrical contact has a threaded hole which receives an electrically conductive screw 108 throu~h the insulative block 106. The insulative block 106 is itself bolted to a main structural member 110 of the finger gripper 92. A pluralîty of spring biased contacts such as 112 are positioned within the structural member 110. The spring biased contacts are so named because of an internal spring biasing which urges an electrically conductive 20 end outwardly. In the case of the spring biased contact 112, this is an electrically conductive end 114 which contacts the head of the electrically conductive screw 108.
The spring biased contact 112 is seen to have three separate electrical leads 118, 120, and 122 extending outwardly from a 25 free terminal end-. Each of these electrical leads is commonly . :
, : ~ .
~.5~7~
connected to the electrically conductive end 114 within the spring biased contact 112. Each of these electrical leads is moreover connected to a particular circuit in Figure 3. Specifically, the electrical lead 118 is connected to the test signal gating 32.
The electrical lead 120 is connected to the compare circuit 36 5 whereas the electrical lead 122 is connected to the ground and current input assignment circuit 82. In each instance, the particular electrical lead forms part of the bus that runs between the circuit element and the electrically sensitive finger grippers 34 of Figure 3. The electrical lead 118 forms part of the bus 70 which 10 interconnects the test signal gating 32 with the electrically sensitive finger grippers 34. The electrical lead 120 forms part of the bus 88 which intercorlnects the compare circuit 36 with the electrically sensitive finger grippers 34. The electrical lead 122 forms part of the bus 86 which interconnects the ground and current input 15 assignment circuit 82 with the electrically sensitive finger grippers 34, In each case, the particular bus carries "n" lines which aré individually connected to the respective spring biased contacts within the electrically sensitive finger grippers. In this manner, each pin of a gripped component is individually connected to 20 the test signal gating 32, the compare circuit 36 and the ground and current input assignment circuit 82. This allows for the impression of a bilevel test signal condition or the establishment of a ground or current condition on any given pin of a gripped component. This moreover allows for a sensing of the signal 25 condition present on the pin at any given time.
Referring to Figure 6, the test signal gating 32 is illustrated in detail. It will be remembered that the test signal gating 32 is operative to receive a set of bilevel test signal conditions via a bus 66 from the truth table register 58. It will furthermore be remembered that the test signal gating also receives a set S of input assignment signals from the input assignment register 54 via the bus 68. The individual lines within the buses 66 and 68 are labeled in Figure 6 with hyphenated labels bearing the prefix of the respectively numbered bus. These hyphenated labels moreover have suffix portions numbered "1" to "n".
lO This represents the number of lines in each bus that will be needed to transmit the "n" bilevel signals from the respective upstream registers 54 and 58. In this regard, each bilevel signal from the truth table register 58 will define an input or output condition for a particular pin of the~ DIP which is to be 15 tested. These input or output conditions will be binary in nature so as to signify either a binary one or a binary zero. The particular combination of all these binary conditions will be the particular truth table for the particular test. Each bilevel signal from the input assignment register 54 will define whether the particular 20 pin is to be treated as an input pin. In this manner, each pin of a gripped component within the electrically sensfflve finger grippers is dealt with by appropriate bilevel signals emanating from the registers 54 and 58.
The test signal gating of Figure 6 is seen to comprise a 25 plurality of gating amplifiers denoted as 124-1 through 124-n.
7~1 Each one of the gating amplifiers is operative to gate a test signal appearing on a respective input line 68-1 through 68-n when appropriately enabled by an input assignment signal appearing on a respective input line 66-1 through 66-n. The resulting test signals appear on the respective output lines 5 70-1 through 70-n. It is to be understood that each one of the output lines 70-1 through 70-n constitutes one of the lines of the bus 70 of Figure 3. Each of these output lines will moreover appear as a line similar to the lead 118 into the spring biased contact 112 of Figure 5c.
10 Referring now to Figure 7, the compare circuit 36 is illustrated in detail. In particular, the compare circuit is seen to receive input signals from the electrically sensitive finger grippers 34 via the input lines 88-1 through 88-n. These lines form the bus 88 of Figure 6 and moreover correspond to the lines such 15 as 120 exiting from particular spring bias~ed contacts in Figures 5c.
The compare circuit also receives the component configuration signal from the central processor via the input line 38. This component configuration signal will be logically low whenever 20 the component under test has open collector outputs. The logically low signal will be inverted through an amplifier 126 so as to actuate the base of a transistor 128 thereby causing current to flow through a resistor 130 and a diode 132. This allows the sensing of the open collector outputs by operational amplifiers 25 134-1 through 134-n. It is to be understood that the aforementioned circuitry will not be activated when the component under test does not have open collector outputs. In any event, the output slgnal condition of each operational amplifier 134-1 through 134-n is applied to one side of a standard comparator 136. The opposite side of the comparator 136 receives a set of expected bilevel 5 test conditions via a set of input lines 89-1 through 89-n. These latter input lines constitute the internal lines within the bus 89 of Figure 3. The expected bilevel test conditions in these lines will conform to the truth table of binary conditions prescribed for the particular test which is thus being conducted.
As has been previously discussed with regard to Figure
The next step in the flow chart of Figure 4 is that of reading and writing the current selection into a designated port. The particularly designated port will be that associated with the S port bus 74. This will be followed with the reading and writing of the current input assignment into a designated port associated with the port bus 76. The component designation information will be thereafter written into a port associated with the line 38 of Figure 3. The next piece of information to be written into 10 a port is that of the ground a9signment which is written into the port associated with the port bus 78.
It is to be understood that all informat:ion written onto the ports associated with the port buses 74, 7~i and 78 is immediately made available to the downstream recipient logic element~
15 In this regard, the current generator 80 is operative to generate the selected current shortly after the information has been written onto the port associated with the port bus 74. This current is subsequently imposed on a particular contact within the electrically sensitive finger grippers 34 shortly after the current input 20 assignment has been written onto the port associated with the port bus 76. Finally, the ground condition will be imposed on a particular contact within the electrically sensitive finger grippers 34 shor~y after the ground input assignment has been ~ritten onto the port associated with the port bus 78. It is to 25 be appreciated thàt the gripped component will be subjected .,. , l to the particular power level defined by the selected current as soon as the ground condition is imposed. A relatively short transient time will be experienced by the thus energized component.
This transient time is provided for by setting up a predetermined time to allow the component under test to stabilize. This is illustrated S in Figure 4 as a separate step following the reading and writing of the ground assignment into the port associated with port bus 78.
Referring again to Figure 4, it is to be noted that the next -step is to initiate a comparison within the compare circuit 36 0 following the expiration of the predetermined time. This is accomplished within the logic of Figure 3 by issuing an address signal on the address bus 50. This is decoded by the address decoder 60 which in turn issues a compare authorization signal over the line 42 to the compare circuit 36.
The next step to be executed by the central processor ~6 according to the flow chart of Figure 4 is that of getting the result of the comparison which has thus been made by the compare circuit 36. This is accomplished by reading the bilevel signal which is transmitted from the compare circuit 36 to the central 20 processor 46 via the line 44.
The next step within the flow chart of Figure 4 is to zero the ports of the central processor 46. This will effectively cut the power to the component following the completion of the test.
It is to be noted that this cutting of the power to the component 25 will occur shortly after the issuance of the compare authorization , signal. In this regard, an overall time limitation is imposed on the testing of any component by limiting the amount of time during which the component is subjected to actual power.
This time limitation will limit any damage to the gripped component in the event that the same malfunctions during the test.
The next step following the zeroing of the ports is that of noting whether the comparison result from the line 44 is true. If this is answered in the negative, then the central processor 46 is operative to write a "fail" to the main control 20 as the test result. If the answer is yes, then the test count is decremented 10 and the question is asked as to whether or not the test count is equal to zero. If this is answered in the affirmative, then the central processor 46 is operative to write a pass to the main control 20. If the test count is not equal to zero, then the celltral processor 46 is recycled back to point A oY the flow diagram .
15 At this point, the next sequential address to the memory 48 will contain the first word of information for the next test.
This particular word of information will either wholly or partly contain the input assignments for the particular test which is to be implemented. The organization of the test information within 20 the memory 48 is the same as for the first test so as to merely be sequentially addressed as the various steps are performed downstream of point A. This performance of subsequent tests will continue until either a failure of a given test is noted or the test count reaches zero. In the latter case, the central 25 processor is operative to write a "pass" to the main control , ~ .
s7,~
20 over the line which transmits the test results.
It is to be noted that the main control 20 of Figure 1 is operative to appropriately respond to either the "pass" or "fail" signals from the central processor 46. In this regard, the main control 20 is preferably a digital computer which is programmed to 5 perform the normal selection and insertion functions of a component insertion machine. This is the normal configuration of a main -control within a modern-day component insertion machine.
An authorization to proceed to insertion is programmed into the main control. This authorization is made dependent on a 10 receipt of the "pass" signal from the central processor 46.
This authorization is never granted in the case of a component failure. The main control, or a separatel~r dedicated alarm circuit, is responsive to a "fail" signal so as to trigger an alarm which alerts the operator of the machine.
Referring to Figure 5A, a gripped connponent 90 is illustrated within a pair of electrically sensitive finger grippers 92 and 94. The electrically sensitive finger grippers 92 and 94 are a preferred configuration of the electrically sensitive finger grippers 34 in Figures 2 and 3. The gripped component 90 20 is known as a Dual In-line Pin component commonly referred to as a D[P. The particular DIP component contains ten separate pins along each side. It is to be understood that each of these pins may either constitute an input or an output relative to the particular electrical circuitry contained within the component.
It is furthermore understood that at least two of these pins 7'~
may require power and ground conditions for the particular electrical circuitry within the component. These pin designations will vary from one DIP to the next. It is therefore incumbent that each pin be separately and individually contacted for the purpose of creating the appropriate signal condition environment S for that particular pin.
In accordance with the invention, a successful testing of the gripped electrical component 90 will lead to the insertion of its pins into a receiving media such as the printed circuit board 96 of Figure 5a. This will in turn be followed by a cutting lO and clenching of these pins by a pair of moving knives 98 and 100. This will all be dictated by the main control 20 following a successful testing of the component.
Referring to Figure 5b, the finger gr.ipper 92 is illustrated in detail. The finger gripper 92 is hinge!d at its upper end 15 through a set of concentric holes as shown. The opposite end of the finger gripper 92 comprises a plurality of individual electrical contacts such as 102 which separately contact the pins of a gripped component. It is to be understood that the actual number of electrical contacts vary depending on the maximum 20 component size that is to be accomodated. The finger gripper 92 contains ten separate electrical contacts which can accomodate one side of the twenty pin DIP of Figure 5a. The number of contacts present on a pair of electrically sensitive finger grippers will hereinafter be referred to as "n" . It being understood 25 that this number may ~ary depending on the size of the maximum ' .~
DlP which is to be accomodated. `"
The lower end of each electrical contact in Figure 5c is ` ~ recessed so as to receive a circumferential portion of a pin .
Each electrical contact is otherwise constructed so as to carry appropriate load pressures experienced during the insertion 5 of a gripped component on to a printed circuit board. The upper end of each electrical contact such as 102 has an opposite recess therein which fits over an insulated extension 104 of an overall insulative block 106. The insulative extensions are spaced on the insulative block 106 so as to allow for an air space between 10 each electrical contact which fits thereover. In this manner, each electrical contact is electrically isolated from its adjacent electrical contacts.
Each electrical contact has a threaded hole which receives an electrically conductive screw 108 throu~h the insulative block 106. The insulative block 106 is itself bolted to a main structural member 110 of the finger gripper 92. A pluralîty of spring biased contacts such as 112 are positioned within the structural member 110. The spring biased contacts are so named because of an internal spring biasing which urges an electrically conductive 20 end outwardly. In the case of the spring biased contact 112, this is an electrically conductive end 114 which contacts the head of the electrically conductive screw 108.
The spring biased contact 112 is seen to have three separate electrical leads 118, 120, and 122 extending outwardly from a 25 free terminal end-. Each of these electrical leads is commonly . :
, : ~ .
~.5~7~
connected to the electrically conductive end 114 within the spring biased contact 112. Each of these electrical leads is moreover connected to a particular circuit in Figure 3. Specifically, the electrical lead 118 is connected to the test signal gating 32.
The electrical lead 120 is connected to the compare circuit 36 5 whereas the electrical lead 122 is connected to the ground and current input assignment circuit 82. In each instance, the particular electrical lead forms part of the bus that runs between the circuit element and the electrically sensitive finger grippers 34 of Figure 3. The electrical lead 118 forms part of the bus 70 which 10 interconnects the test signal gating 32 with the electrically sensitive finger grippers 34. The electrical lead 120 forms part of the bus 88 which intercorlnects the compare circuit 36 with the electrically sensitive finger grippers 34. The electrical lead 122 forms part of the bus 86 which interconnects the ground and current input 15 assignment circuit 82 with the electrically sensitive finger grippers 34, In each case, the particular bus carries "n" lines which aré individually connected to the respective spring biased contacts within the electrically sensitive finger grippers. In this manner, each pin of a gripped component is individually connected to 20 the test signal gating 32, the compare circuit 36 and the ground and current input assignment circuit 82. This allows for the impression of a bilevel test signal condition or the establishment of a ground or current condition on any given pin of a gripped component. This moreover allows for a sensing of the signal 25 condition present on the pin at any given time.
Referring to Figure 6, the test signal gating 32 is illustrated in detail. It will be remembered that the test signal gating 32 is operative to receive a set of bilevel test signal conditions via a bus 66 from the truth table register 58. It will furthermore be remembered that the test signal gating also receives a set S of input assignment signals from the input assignment register 54 via the bus 68. The individual lines within the buses 66 and 68 are labeled in Figure 6 with hyphenated labels bearing the prefix of the respectively numbered bus. These hyphenated labels moreover have suffix portions numbered "1" to "n".
lO This represents the number of lines in each bus that will be needed to transmit the "n" bilevel signals from the respective upstream registers 54 and 58. In this regard, each bilevel signal from the truth table register 58 will define an input or output condition for a particular pin of the~ DIP which is to be 15 tested. These input or output conditions will be binary in nature so as to signify either a binary one or a binary zero. The particular combination of all these binary conditions will be the particular truth table for the particular test. Each bilevel signal from the input assignment register 54 will define whether the particular 20 pin is to be treated as an input pin. In this manner, each pin of a gripped component within the electrically sensfflve finger grippers is dealt with by appropriate bilevel signals emanating from the registers 54 and 58.
The test signal gating of Figure 6 is seen to comprise a 25 plurality of gating amplifiers denoted as 124-1 through 124-n.
7~1 Each one of the gating amplifiers is operative to gate a test signal appearing on a respective input line 68-1 through 68-n when appropriately enabled by an input assignment signal appearing on a respective input line 66-1 through 66-n. The resulting test signals appear on the respective output lines 5 70-1 through 70-n. It is to be understood that each one of the output lines 70-1 through 70-n constitutes one of the lines of the bus 70 of Figure 3. Each of these output lines will moreover appear as a line similar to the lead 118 into the spring biased contact 112 of Figure 5c.
10 Referring now to Figure 7, the compare circuit 36 is illustrated in detail. In particular, the compare circuit is seen to receive input signals from the electrically sensitive finger grippers 34 via the input lines 88-1 through 88-n. These lines form the bus 88 of Figure 6 and moreover correspond to the lines such 15 as 120 exiting from particular spring bias~ed contacts in Figures 5c.
The compare circuit also receives the component configuration signal from the central processor via the input line 38. This component configuration signal will be logically low whenever 20 the component under test has open collector outputs. The logically low signal will be inverted through an amplifier 126 so as to actuate the base of a transistor 128 thereby causing current to flow through a resistor 130 and a diode 132. This allows the sensing of the open collector outputs by operational amplifiers 25 134-1 through 134-n. It is to be understood that the aforementioned circuitry will not be activated when the component under test does not have open collector outputs. In any event, the output slgnal condition of each operational amplifier 134-1 through 134-n is applied to one side of a standard comparator 136. The opposite side of the comparator 136 receives a set of expected bilevel 5 test conditions via a set of input lines 89-1 through 89-n. These latter input lines constitute the internal lines within the bus 89 of Figure 3. The expected bilevel test conditions in these lines will conform to the truth table of binary conditions prescribed for the particular test which is thus being conducted.
As has been previously discussed with regard to Figure
3, the comparator circuit 136 is operative to make a comparison in response to a compare authorization signal occurring on the line 42. The result of the comparison is a bilevel signal output on the line 44. This signal is applied to the central processor 15 46 as the comparison result signal.
Referring to Figure 8, the current generator 8~ is illustrated in detail. The current generator receives three separate bilevel signals via the lines 74-1 74-2 and 74-3 which form the port bus 74 of Figure 3. A logically low signal condition on any one 20 of the bilevel signal inputs will be inverted through a respective amplifier 138-1, 138-2 and 138-3 so as to thereby activate the base of a particular transistor 140-1, 140-2 or 140-3. The transistor which is thus rendered conductive will pull current from a voltage source Vs down through its upstream resistor. It is 25 to be appreciated that the particular current which is thus defined , :, ~ . .
" ~ ~
'7 t~
is dictated by the value of the upstream resistor 142-1, 142-2, or 142-3. In each instance, the current thereby defined will exit on the line 84 which is connected to the ground and current input assignment circuit.
Referring now to Figure 9, the ground and current input S assignment circuit 82 is illustrated in detail. The selected current from the current generator is present on the line 84 which is connected to a plurality of current input assignment circuits 144-1 through 144-n. Each of the respective current input assignment circuits 144-1 through 144-n receive a bilevel signal input via 10 a respective line 76-1 through 76-n. Each of the input lines 76-1 through 76-n form part of the port bus 76 of Figure 3.
Only one of these particular lines will be logically high so as to thereby enable the particular current input assignment circuit 144-1 through 144-n. This logically high signal will actuate 15 the base of a transistor such as 146 in the current input assignment circuit 144-1. The current from the input line 84 will hence flow onto the output line 86-1 which forms part of the bus 86 of Figure 3. As has been previously discussed with regard to Figure 5c, the various lines within the bus 86 are connected 20 to respective spring biased contacts such as 112 via lines such as 122. In this manner, a selected current is impressed on the particular input pin for the gripped component 90 of Figure 5c .
Referring again to Figure 9, a plurality of ground input 25 select circuits 148-1 through 148-n are also commonly connected ' :
~5`.~
to the respective output lines 86-1 through 86-n. Each of these ground input assignment circuits receives a bilevel signal input via a respective input line 78-1 through 78-n. Only one of these bilevel input signals will be logically high so as to thereby cause sufficient current to flow through a diode such as 150 5 and hence actuate the base of a transistor such as 152 which thereby pulls the respective output line such as 86-1 to ground.
The thus grounded output line will impress the ground condition on a particular pin lead of the gripped component 90. This will result in the gripped component being energized for the 10 ensuing component test .
From the foregoing, it is to be appreciated that a preferred embodiment has been disclosed for the testing of electronic components prior to insertion within a component insertion machine.
It is to be appreciated that alternative logic and apparatus may 15 be substituted for elements of the preferred embodiment without departing from the scope of the present invention.
~ , '
Referring to Figure 8, the current generator 8~ is illustrated in detail. The current generator receives three separate bilevel signals via the lines 74-1 74-2 and 74-3 which form the port bus 74 of Figure 3. A logically low signal condition on any one 20 of the bilevel signal inputs will be inverted through a respective amplifier 138-1, 138-2 and 138-3 so as to thereby activate the base of a particular transistor 140-1, 140-2 or 140-3. The transistor which is thus rendered conductive will pull current from a voltage source Vs down through its upstream resistor. It is 25 to be appreciated that the particular current which is thus defined , :, ~ . .
" ~ ~
'7 t~
is dictated by the value of the upstream resistor 142-1, 142-2, or 142-3. In each instance, the current thereby defined will exit on the line 84 which is connected to the ground and current input assignment circuit.
Referring now to Figure 9, the ground and current input S assignment circuit 82 is illustrated in detail. The selected current from the current generator is present on the line 84 which is connected to a plurality of current input assignment circuits 144-1 through 144-n. Each of the respective current input assignment circuits 144-1 through 144-n receive a bilevel signal input via 10 a respective line 76-1 through 76-n. Each of the input lines 76-1 through 76-n form part of the port bus 76 of Figure 3.
Only one of these particular lines will be logically high so as to thereby enable the particular current input assignment circuit 144-1 through 144-n. This logically high signal will actuate 15 the base of a transistor such as 146 in the current input assignment circuit 144-1. The current from the input line 84 will hence flow onto the output line 86-1 which forms part of the bus 86 of Figure 3. As has been previously discussed with regard to Figure 5c, the various lines within the bus 86 are connected 20 to respective spring biased contacts such as 112 via lines such as 122. In this manner, a selected current is impressed on the particular input pin for the gripped component 90 of Figure 5c .
Referring again to Figure 9, a plurality of ground input 25 select circuits 148-1 through 148-n are also commonly connected ' :
~5`.~
to the respective output lines 86-1 through 86-n. Each of these ground input assignment circuits receives a bilevel signal input via a respective input line 78-1 through 78-n. Only one of these bilevel input signals will be logically high so as to thereby cause sufficient current to flow through a diode such as 150 5 and hence actuate the base of a transistor such as 152 which thereby pulls the respective output line such as 86-1 to ground.
The thus grounded output line will impress the ground condition on a particular pin lead of the gripped component 90. This will result in the gripped component being energized for the 10 ensuing component test .
From the foregoing, it is to be appreciated that a preferred embodiment has been disclosed for the testing of electronic components prior to insertion within a component insertion machine.
It is to be appreciated that alternative logic and apparatus may 15 be substituted for elements of the preferred embodiment without departing from the scope of the present invention.
~ , '
Claims (18)
1. A system for testing components that are to be automatically inserted by a component insertion machine, said system comprising:
means, within the automatic control portion of said component insertion machine, for automatically identifying each component that is to be inserted by said component insertion machine;
means, responsive to the identification of a component that is to be inserted, for automatically selecting at least one test for each such identified component;
means, responsive to the automatic selection of a test, for applying at least one signal to an identified input on the component; and means for comparing the response of the component under test with an expected result.
means, within the automatic control portion of said component insertion machine, for automatically identifying each component that is to be inserted by said component insertion machine;
means, responsive to the identification of a component that is to be inserted, for automatically selecting at least one test for each such identified component;
means, responsive to the automatic selection of a test, for applying at least one signal to an identified input on the component; and means for comparing the response of the component under test with an expected result.
2. The system of claim 1 further comprising:
means for selectively defining the amount of power to be applied to the component under test; and means for applying the selectively defined amount of power to the component under test.
means for selectively defining the amount of power to be applied to the component under test; and means for applying the selectively defined amount of power to the component under test.
3. The system of claim 2 wherein said means for selectively defining the amount of power comprises:
means for selecting one of a plurality of power conditions for the component under test.
means for selecting one of a plurality of power conditions for the component under test.
4. The system of claim 3 wherein said means for applying the selectively defined amount of power to the component under test comprises:
means for selectively defining an input on the component which is to receive the selected amount of power.
means for selectively defining an input on the component which is to receive the selected amount of power.
5. The system of claim 4 wherein said means for applying the selectively defined amount of power to the component under test further comprises:
means for limiting the time in which the defined amount of power is applied to the component.
means for limiting the time in which the defined amount of power is applied to the component.
6. The system of claim 5 wherein said means for applying at least one signal to an identified input on the component comprises:
means for generating d plurality of test signals dictated by the selected test; and means for selectively defining at least one input on the component which is to receive at least one of the plurality of generated test signals.
means for generating d plurality of test signals dictated by the selected test; and means for selectively defining at least one input on the component which is to receive at least one of the plurality of generated test signals.
7. The system of claim 1 further comprising:
means for gripping the component that is to be inserted, said gripping means comprising a plurality of means for contacting the inputs and outputs of the component.
means for gripping the component that is to be inserted, said gripping means comprising a plurality of means for contacting the inputs and outputs of the component.
8. The system of claim 7 further comprising:
means for selecting one of a plurality of power conditions for the component; and means for applying the selected power condition to one of said plurality of means for contacting the inputs and outputs of the component.
means for selecting one of a plurality of power conditions for the component; and means for applying the selected power condition to one of said plurality of means for contacting the inputs and outputs of the component.
9. The system of claim 7 wherein said means for applying at least one signal to an identified input comprises:
a plurality of gating means for gating test signal conditions to the gripped component, said plurality of gating means being individually connected to said plurality of means for contacting the component.
a plurality of gating means for gating test signal conditions to the gripped component, said plurality of gating means being individually connected to said plurality of means for contacting the component.
10. The system of claim 1 wherein said system further comprises:
means for processing the result of the comparison so as to suspend the insertion of the component in the event of a failure of the comparison test.
means for processing the result of the comparison so as to suspend the insertion of the component in the event of a failure of the comparison test.
11. The system of claim 10 wherein said means for processing the result of the comparison comprises:
means for defining the number of tests that are to be applied to the component;
means for determining whether the defined number of tests have been completed; and means for implementing the next test when the defined number of tests have not been completed.
means for defining the number of tests that are to be applied to the component;
means for determining whether the defined number of tests have been completed; and means for implementing the next test when the defined number of tests have not been completed.
12. The system of claim 11 wherein said means for processing the result of the comparison further comprises:
means for suspending execution of any further tests when a failure occurs in the comparison test.
means for suspending execution of any further tests when a failure occurs in the comparison test.
13. The system of claim 1 further comprising:
a pair of hinged finger grippers each having a plurality of rigid electrical contacts extending downwardly at the ends of the finger grippers, said plurality of rigid electrical contacts being operative to grip an electrical component for insertion into a receiving medium.
a pair of hinged finger grippers each having a plurality of rigid electrical contacts extending downwardly at the ends of the finger grippers, said plurality of rigid electrical contacts being operative to grip an electrical component for insertion into a receiving medium.
14. The system of claim 13 wherein said pair of finger grippers further comprises:
means for isolating each electrical contact from adjacent electrical contacts so as to define a plurality of isolated electrical contacts.
means for isolating each electrical contact from adjacent electrical contacts so as to define a plurality of isolated electrical contacts.
15. The system of claim 14 wherein said plurality of rigid electrical contacts each engages a pin extending from the component that is positioned between said pair of hinged finger grippers.
16. The testing system of claim 1 wherein said means for automatically selecting at least one test for each component comprises:
means for storing test information pertaining to the testing of each component, the test information relating to each component being stored in a plurality of addressable storage locations; and means, responsive to the automatic identification of a component for addressing the storage locations containing the test information relating to the testing of the identified component that is to be inserted.
means for storing test information pertaining to the testing of each component, the test information relating to each component being stored in a plurality of addressable storage locations; and means, responsive to the automatic identification of a component for addressing the storage locations containing the test information relating to the testing of the identified component that is to be inserted.
17. The system of claim 16 wherein the test information relating to the testing of each component defines at least two tests for each component and said means for addressing the storage locations containing the test information is operative to sequentially access the second test if the component passes the first test.
18. The system of claim 1 further comprising:
means for defining the type of component that is to be tested and means, responsive to the definition of the type of component to be tested for selectively defining the manner of sensing the response of the component under test.
means for defining the type of component that is to be tested and means, responsive to the definition of the type of component to be tested for selectively defining the manner of sensing the response of the component under test.
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US05/950,056 US4212075A (en) | 1978-10-10 | 1978-10-10 | Electrical component testing system for component insertion machine |
| US950,056 | 1978-10-10 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CA1150771A true CA1150771A (en) | 1983-07-26 |
Family
ID=25489880
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA000335398A Expired CA1150771A (en) | 1978-10-10 | 1979-09-11 | Electrical component testing system for component insertion machine |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US4212075A (en) |
| JP (1) | JPS5588388A (en) |
| CA (1) | CA1150771A (en) |
| DE (1) | DE2941123A1 (en) |
| GB (1) | GB2041544B (en) |
| IT (1) | IT1124601B (en) |
Families Citing this family (33)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4815202A (en) * | 1988-05-02 | 1989-03-28 | Emhart Industries, Inc. | Electronic component insertion machine |
| US4337515A (en) * | 1980-04-15 | 1982-06-29 | Sun Electric Corporation | Automotive engine analyzer for indicating a no-connection condition of engine test leads |
| EP0066603A1 (en) * | 1980-12-15 | 1982-12-15 | Ivac Corporation | Electrical monitoring system |
| US4403297A (en) * | 1981-01-02 | 1983-09-06 | Loveland Controls Company | Process control system prover |
| JPS5853900A (en) * | 1981-09-25 | 1983-03-30 | 精栄工産株式会社 | Work feeding mechanism |
| JPS58112387A (en) * | 1981-12-26 | 1983-07-04 | 池上通信機株式会社 | Device for automatically inserting electronic part into printed board |
| US4525802A (en) * | 1982-05-14 | 1985-06-25 | Cache Technology Corporation | Portable electronic testing apparatus |
| JPS59158600A (en) * | 1983-02-28 | 1984-09-08 | 株式会社日立製作所 | Automatic inserting machine for electronic part |
| US4594544A (en) * | 1983-03-07 | 1986-06-10 | Fairchild Camera And Instrument Corporation | Participate register for parallel loading pin-oriented registers in test equipment |
| US4510686A (en) * | 1983-04-11 | 1985-04-16 | Universal Instruments Corporation | Method and apparatus for straightening and aligning leads and testing electrical functioning of components |
| US4510806A (en) * | 1983-04-27 | 1985-04-16 | Universal Instruments Corporation | Gauging method and apparatus for components having leads |
| JPS602900U (en) * | 1983-06-17 | 1985-01-10 | 理研電線株式会社 | Semiconductor element insertion direction error detection device |
| US4593820A (en) * | 1984-03-28 | 1986-06-10 | International Business Machines Corporation | Robotic, in-transit, device tester/sorter |
| EP0194333A1 (en) * | 1985-03-15 | 1986-09-17 | PRÜFTECHNIK DIETER BUSCH & PARTNER GmbH & CO | Process and appliance for the detection and evaluation of condition data of machines |
| DE3523289A1 (en) * | 1985-06-28 | 1987-01-08 | Busch Dieter & Co Prueftech | METHOD AND DEVICE FOR DETERMINING AND EVALUATING MACHINE CONDITION DATA |
| JPH0777302B2 (en) * | 1985-12-06 | 1995-08-16 | ソニー株式会社 | Automatic adjustment device |
| US4772846A (en) * | 1986-12-29 | 1988-09-20 | Hughes Aircraft Company | Wafer alignment and positioning apparatus for chip testing by voltage contrast electron microscopy |
| US5023544A (en) * | 1987-04-03 | 1991-06-11 | Universal Instruments Corporation | Extended input and testing of electrical components for onsertion machines |
| US4760329A (en) * | 1987-04-23 | 1988-07-26 | Grumman Aerospace Corporation | Programmable tester with bubble memory |
| US4929892A (en) * | 1989-02-09 | 1990-05-29 | Hughes Aircraft Company | Process for electrically testing a component in transit to assembly and component test chuck |
| US4988886A (en) * | 1989-04-06 | 1991-01-29 | Eastman Kodak Company | Moire distance measurement method and apparatus |
| US5165165A (en) * | 1989-06-02 | 1992-11-24 | Canon Kabushiki Kaisha | Part inserting apparatus and method for use |
| JP2544015Y2 (en) * | 1990-10-15 | 1997-08-13 | 株式会社アドバンテスト | IC test equipment |
| JP3699776B2 (en) * | 1996-04-02 | 2005-09-28 | 株式会社日立製作所 | Manufacturing method of electronic parts |
| KR980007918A (en) * | 1996-06-29 | 1998-03-30 | 배순훈 | A method of creating a self-contained path and a method of generating the self-contained path |
| US5802074A (en) * | 1996-09-19 | 1998-09-01 | Intel Corporation | Method and apparatus for the non-invasive testing of printed circuit board assemblies |
| US5796639A (en) * | 1996-09-19 | 1998-08-18 | Intel Corporation | Method and apparatus for verifying the installation of strapping devices on a circuit board assembly |
| JP3670932B2 (en) * | 2000-05-02 | 2005-07-13 | ペンタックス株式会社 | Circuit board inspection system and circuit board |
| TWI493201B (en) | 2012-11-09 | 2015-07-21 | Ind Tech Res Inst | Method and system for pins detection and insertion of electrical component |
| CN103786023B (en) * | 2014-03-04 | 2017-04-19 | 深圳创维－Rgb电子有限公司 | Assembly line and power testing system |
| KR101890639B1 (en) * | 2016-12-13 | 2018-08-22 | 주식회사 에스에프에이 | Test System for Memory Card |
| CN113000398B (en) * | 2021-02-20 | 2022-09-27 | 国网黑龙江省电力有限公司鸡西供电公司 | Three-pole change-over switch static contact conducting rod detecting and installing device |
| JPWO2022264213A1 (en) * | 2021-06-14 | 2022-12-22 |
Family Cites Families (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE1951861A1 (en) * | 1968-10-17 | 1970-08-06 | Gen Electric Information Syste | Method and arrangement for automatic checking of cards with printed circuits |
| US3629702A (en) * | 1970-03-09 | 1971-12-21 | Hazeltine Corp | Automatic tester for a plurality of discrete electrical components supplied in a repetitive predetermined sequence |
| US4055801A (en) * | 1970-08-18 | 1977-10-25 | Pike Harold L | Automatic electronic test equipment and method |
| US3727284A (en) * | 1971-11-03 | 1973-04-17 | Universal Instruments Corp | Apparatus for selecting and inserting dual in-line components |
| US3764995A (en) * | 1971-12-21 | 1973-10-09 | Prd Electronics Inc | Programmable test systems |
| JPS4922440U (en) * | 1972-04-07 | 1974-02-26 | ||
| US3777129A (en) * | 1972-05-22 | 1973-12-04 | Gte Automatic Electric Lab Inc | Fault detection and localization in digital systems |
| US3832535A (en) * | 1972-10-25 | 1974-08-27 | Instrumentation Engineering | Digital word generating and receiving apparatus |
| US3851161A (en) * | 1973-05-07 | 1974-11-26 | Burroughs Corp | Continuity network testing and fault isolating |
| US4039813A (en) * | 1976-04-07 | 1977-08-02 | Sperry Rand Corporation | Apparatus and method for diagnosing digital data devices |
| US4081743A (en) * | 1976-08-13 | 1978-03-28 | General Electric Company | Cell discharge voltage monitor circuit for cell capacity grading and method for grading |
| US4063347A (en) * | 1976-10-01 | 1977-12-20 | Usm Corporation | Machine for inserting multi-lead components sequentially |
| US4128174A (en) * | 1977-02-28 | 1978-12-05 | Motorola, Inc. | High-speed integrated circuit handler |
| US4108358A (en) * | 1977-03-22 | 1978-08-22 | The Bendix Corporation | Portable circuit tester |
-
1978
- 1978-10-10 US US05/950,056 patent/US4212075A/en not_active Expired - Lifetime
-
1979
- 1979-09-11 CA CA000335398A patent/CA1150771A/en not_active Expired
- 1979-10-09 GB GB7934996A patent/GB2041544B/en not_active Expired
- 1979-10-10 IT IT26386/79A patent/IT1124601B/en active
- 1979-10-10 DE DE19792941123 patent/DE2941123A1/en active Granted
- 1979-10-11 JP JP13171079A patent/JPS5588388A/en active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5588388A (en) | 1980-07-04 |
| GB2041544B (en) | 1982-12-01 |
| GB2041544A (en) | 1980-09-10 |
| DE2941123C2 (en) | 1990-01-04 |
| DE2941123A1 (en) | 1980-04-24 |
| US4212075A (en) | 1980-07-08 |
| JPS6329840B2 (en) | 1988-06-15 |
| IT1124601B (en) | 1986-05-07 |
| IT7926386A0 (en) | 1979-10-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CA1150771A (en) | Electrical component testing system for component insertion machine | |
| US4417204A (en) | Printed circuit board tester and adapter with memory | |
| US4622647A (en) | System for the automatic testing of printed circuits | |
| US3497685A (en) | Fault location system | |
| EP0116553B1 (en) | Method and apparatus for bus fault location | |
| US3302109A (en) | Apparatus and method for testing logic circuits and the like by the comparison of test output patterns with preprogrammed standard patterns | |
| US4503538A (en) | Method and system to recognize change in the storage characteristics of a programmable memory | |
| US4771428A (en) | Circuit testing system | |
| US5422892A (en) | Integrated circuit test arrangement and method for maximizing the use of tester comparator circuitry to economically test wide data I/O memory devices | |
| CA1165879A (en) | External device identification system | |
| US3851161A (en) | Continuity network testing and fault isolating | |
| US20030126526A1 (en) | On-board testing circuit and method for improving testing of integrated circuits | |
| US4876684A (en) | Method of and apparatus for diagnosing failures in read only memory systems and the like | |
| US6198274B1 (en) | IC testing apparatus | |
| US4779042A (en) | Computer-aided probe with tri-state circuitry test capability | |
| US5119379A (en) | Method and apparatus for fault reporting | |
| JPS59132378A (en) | Logic circuit testing device | |
| US5999468A (en) | Method and system for identifying a memory module configuration | |
| US4267594A (en) | Decommutator patchboard verifier | |
| JPH0572245A (en) | Device for discriminating probe contact state | |
| US5440230A (en) | Combinatorial signature for component identification | |
| JP2003007087A (en) | Test method of memory, test device and memory module for testing | |
| WO1984002412A1 (en) | High speed testing of complex circuits | |
| US6282676B1 (en) | Method and apparatus for testing and debugging integrated circuit devices | |
| JP2808966B2 (en) | Prober |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MKEX | Expiry |