CA1189966A - Video tape recorder - Google Patents
Video tape recorderInfo
- Publication number
- CA1189966A CA1189966A CA000399234A CA399234A CA1189966A CA 1189966 A CA1189966 A CA 1189966A CA 000399234 A CA000399234 A CA 000399234A CA 399234 A CA399234 A CA 399234A CA 1189966 A CA1189966 A CA 1189966A
- Authority
- CA
- Canada
- Prior art keywords
- tape
- mode
- signal
- circuit
- control signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B15/00—Driving, starting or stopping record carriers of filamentary or web form; Driving both such record carriers and heads; Guiding such record carriers or containers therefor; Control thereof; Control of operating function
- G11B15/18—Driving; Starting; Stopping; Arrangements for control or regulation thereof
- G11B15/1808—Driving of both record carrier and head
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B27/00—Editing; Indexing; Addressing; Timing or synchronising; Monitoring; Measuring tape travel
- G11B27/02—Editing, e.g. varying the order of information signals recorded on, or reproduced from, record carriers
- G11B27/022—Electronic editing of analogue information signals, e.g. audio or video signals
- G11B27/024—Electronic editing of analogue information signals, e.g. audio or video signals on tapes
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B27/00—Editing; Indexing; Addressing; Timing or synchronising; Monitoring; Measuring tape travel
- G11B27/02—Editing, e.g. varying the order of information signals recorded on, or reproduced from, record carriers
- G11B27/022—Electronic editing of analogue information signals, e.g. audio or video signals
- G11B27/028—Electronic editing of analogue information signals, e.g. audio or video signals with computer assistance
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B2220/00—Record carriers by type
- G11B2220/90—Tape-like record carriers
Abstract
ABSTRACT OF THE DISCLOSURE
A video tape recorder is disclosed which includes a drive motor for advancing the tape in the forward or reverse direction in which in the pause mode the tape is reversed by a predetermined amount determined by a certain count of a control signal recorded on the longitudinal track of the tape. Thereafter, upon depression of a record review button the tape is further reversed by a further amount to predetermined point. From this further point the tape is then moved forward during which the previously monitored video signal is monitored. The tape is then once more reversed to a given point at which the VTR enters into a pause mode. Upon a pause release command the tape is again moved in the forward direction a predetermined amount to a point at which the recording of a new video signal begins.
A video tape recorder is disclosed which includes a drive motor for advancing the tape in the forward or reverse direction in which in the pause mode the tape is reversed by a predetermined amount determined by a certain count of a control signal recorded on the longitudinal track of the tape. Thereafter, upon depression of a record review button the tape is further reversed by a further amount to predetermined point. From this further point the tape is then moved forward during which the previously monitored video signal is monitored. The tape is then once more reversed to a given point at which the VTR enters into a pause mode. Upon a pause release command the tape is again moved in the forward direction a predetermined amount to a point at which the recording of a new video signal begins.
Description
l~B9~
GROUND OF THE INVENTION
Field of the Invention:
This invention relates to video recording and/or reproducing apparatus, and is more particularly directed to video tape apparatus whereby editing ox a video signal may be carried out.
Brief Description of the Prior Art:
Conventional video tape recorders (VTRs), of the type having one or more rotating heads which scan the video tape at an angle to the direction of advancement thereof, can be adapted to be set into editing modes so that a new scene is recorded continuously after a previously recorded scene. In one such mode, sometimes called an assemble mode, after one scene is recorded, the VTR is stopped, following which another scene is recorded mediately thereafter.
In another mode, sometimes called an insert mode, a new scene is recorded between 'two scenes which were recorded previously on the tape.
In either the insert or assemble mode, the edit points, i.e., the points connecting the respective successive scenes, are aeter~.ined, or example, by an operator viewing the video picture on a monitor. In a usual edit operation, the operator stops the VTR at a selected point by depressing a pause Sutton. Then, when the operator is ready to record the new video material, the ~71R is released from its pause mode and is set into its record mode, and a new video scene is recorded beginning at the edit point.
39~3~; Hi Whenever such assen~le or insert recording operations are performed, care must be taken to prevent the video signal from generating confusion or noise at the edit point. For this reason, at the edit point the pitch of the recording head traces should correspond to -the pitch of the tracts previously recorded on the tape. If the pitch of the recorded tracks changes discontinuously at the edit point, the reproduction of the recorded signals in the tracks around the edit point will become degraded.
More particularly, then the track pitch changes, the reproducing heads Jill not accurately scan the recorded signal, and the reproduced picture will become noisy. Also, when the track pitch changes, the reproduced vertical and horizontal synchronizing signals will occur at a time that does not correspond to previously picked up synchronizing signals, an synchronization of the reproduced video will become unreliable.
In order to avoid changes in the track pitch at an edit point, conventional techniques take advantage of a control track recorded at one edge of the video tape, and recognize that the positions of the video tracks correspond accurately to positions of the control signal recorded on the tape. That is, in the recorded signal after editing, the pulses of the control signal have a constant pitch I
In order to avoid changes in track pitch, the recording of the tracks of the new video signal should be controlled by the tracking servo system of the VTR~ so that the tracks are recorded at locations determined by the recorded control signal corresponding to a previously-recorded scene, while -the recording heads are rotated in synchronism with the vertical synchronism with the vertical synchronizing signal contained in the new video signal.
To carry out recording under the control of the tracking servo system, the tape must be reversed for at least a short distance ahead of the edit point. Then, the new scene is recorded, beginning at the edit point, only after the tape has been advanced for that short distance.
Thus, the track pitch for the new video signal matches that of the previously recorded video signal, and picture degradation or synchronization confusion is avoided at the edit point.
Accordions to conventional editing techniques, the tape is returned for a short distance to reverse it for the above-mentioned short distance.
The tape is stopped after predetermined amount of tape is returned. Then, when it is desired -to record the new scene, the advancement of the tape is commenced immediately prior to the records of the new scene for synchronization of the tracking servo system. However/ when the tape is restarted in the forward direction by releasing the pause button tracking servo circuit cannot be locked-in immaculately after the restarting thereof.
In other words, if the servo circuit has an ideal rising characteristic relative to tape transportation as shown by a straight broken line _ in jig. 1, the servo circuit is immediately locked in at the time when a first control pulse CAL
and a first I switching pulse Pi are coincident with one other However, the servo circuit doesn't have such a quick response, the servo circuit enters into the liken condition aster quite long time passes. Dow assuming -that the rising characteristic of the servo circuit is poor as shown by one dot dash line b in Fix. 1, the servo circuit is indicated to be at last locked-in at the time when a fourth control signal CTL4 and a sixth RF
switching pulse Pi are coincident with one other.
This means that a conventional editing system has such a disadvantage that is takes a relatively long time or the servo circuit to Ill into the lock-in condition.
On the other hand, in the above-described type ox the editing system, it is frequently required to confirm or monitor a recording condition or a recorded contents of the previously recorded video signal.
However, the conventional editing system has another disadvantage that the system isn't provided with the monitoring Junction in order to prevent shirt of the edit point.
. 1~89961~i OBJECTS AND SUMMERY OF THE INtlENrr`ION
It is an sect of the present invention to provide a simple and straightforward technique including apparatus for editing a video signal in a manner that avoids the problems encountered with conventional techniques.
It is another object of this invention to provide an editing technique utilizing the improved servo mechanism having a relatively quick and precise response to control the sequence of steps involved in the editing technique, It is still another object of this invention to provide an editing technique w.lierein the previously recorded video signals can be monitored for predetermined interval before to Audit Jo' I:
-pa-According to one aspect of the present invention, there is provided a video tape recorder in which when a record move is changed into a pause mode, a tape is entered into a rewind mode and in this rewind mode, it is detected that a control pulse us counted to a first predetermined number so that said tape is stopped having a circuit for further rewinding the tape by a second predetermined number of the control pulse upon a record confirmation operation in the tape stop mode, a circuit for reproducing the tape by a number of the control pulse corresponding substantially to a total number of the first and second predetermined numbers and a circuit for rewinding the tape after the no-production of the tape by the reproducing circuit is finished and stopping said tape after detecting that the control pulse is counter to nearly the first predetermined number.
The other objects, features and advantages of the present invention will become apparent from the following description taken in conjunction with the accompanying drawings through which the like references designate the same elements and parts.
BRIEF DESCRIPTION OF TOE DRAWINGS
Figs. 1 and 2 are graphs- used to explain a video tape recorder according the the present invention;
Fig. 3 is a schematic block diagram showing one embodiment of a video tape recorder according to the present Invention Figs. PA to OH are waveform diagrams each used to explain the operation of the video tape recorder according to the present invention in Fig. 3; and 6 Hi its. 5 and 6 are connection diagrams showing one employ of a practical circuitry of an essential part of -the video tape recorder according to the present invention.
DESCRIPTION OF TIE PREFERRED EMBODIMENT
To facilitate the understanding of a video tape recorder according to the present invention, an outline thereof Jill Be described first.
As shown in Fugue 2, during the recording of the Dow signal, when a pause mode command is issued at time point I, the recording of the video signal is stopped and at the same time, under the condition that pinch rollers are tightly pressed against a capstan with the magnetic tape gripped there-between, a capstan motor rotates in the reverse direction so that while the control signal recorded on the magnetic tape is counted, the magnetic tape is reversed at a predetermined speed, fox example, at a speed of one time a normal speed by a predetermined amount of, for example, 15 frames and then stopped 2Q at time point B. Thereafter, when a record review OR button which is attached on a body of video camera, is depressed to generate a record confirmation command at time point C, the magnetic tape is further reversed at a predetermined speed, for example, at a speed of one time the normal speed by a predetermined amount of, for example, 42 frames while the control signal formed thereon us counted and then reaches time point D. Then, from the time punt D, the operation mode is changed into playback mode and the magnetic tape is transported in the forward direction at a predetermined speed, for example, at a speed of one time the normal speed by a predetermined amount of, for example, 54 frames (about 1.8 seconds) while the control signal formed thereon is counted and reaches time point E. Therefore, in the period from the time points D to E, the video signal previously recorded can be confirmed or monitored.
S Also, it is desirable that the magnetic tape is not forwarded up to the time point A, but this forward running of the tape is stopped at the time point E, which is a couple of frames, for example 3 frames, ahead of the time point A.
when the magnetic tape reaches this time point E, lo the magnetic tape is advanced again in the reverse direction by the amount of 15 frames in a similar manner as that from the time points A to B and then stopped at time point F, at which the VTR enters into a record pause (RHO P) mode. In this case, it is arranged that if this record pause mode (RHO . Pi continues for a predetermined time duration, for example, several minutes, the VTR is automatically changed to the stop mode.
Then, at time point G, when the pause release command is siege the magnetic tape starts to run in the 2Q forward direction so as to reproduce the control signal previously recorded by a predetermined amount of, for example, 12 frames, in which the phase of the control signal of the video signal to be recorded subsequently is controlled to be coincident with the phase of the 9~6 reproducing signal in -the interval flQm time points G to H and under the condition that after the phases of the new and old control signals are perfectly coincided with one other, the tape is transported and the VTR starts to record the new signal from time point H and in the interval from time points H to A', a new signal is superimposed upon the picture already recorded in order to prevent a portion or section of the magnetic tape, which has not yet recorded, from occurring.
In this case, at the time point C where the VTR
is released from the pause mode, as shown in Fig. 1, a right time when the motor rises is substantially deviated by time period if to shorten a time at which the control signal is synchronized with the RF switching pulse, so that the motor servo becomes effective faster. For example, Fig. 1 shows a case where during time points when the pause mode is released and when the first control pulse Cull and the third RF switching pulse Pi are coincided with each other, the servo becomes active for the motor.
Now, one embodiment of a video tape recorder according to the present invention will hereinafter be described in detail with reference to Fig. 3.
In Fig. 3, reference numeral 1 denotes a drum motor,
GROUND OF THE INVENTION
Field of the Invention:
This invention relates to video recording and/or reproducing apparatus, and is more particularly directed to video tape apparatus whereby editing ox a video signal may be carried out.
Brief Description of the Prior Art:
Conventional video tape recorders (VTRs), of the type having one or more rotating heads which scan the video tape at an angle to the direction of advancement thereof, can be adapted to be set into editing modes so that a new scene is recorded continuously after a previously recorded scene. In one such mode, sometimes called an assemble mode, after one scene is recorded, the VTR is stopped, following which another scene is recorded mediately thereafter.
In another mode, sometimes called an insert mode, a new scene is recorded between 'two scenes which were recorded previously on the tape.
In either the insert or assemble mode, the edit points, i.e., the points connecting the respective successive scenes, are aeter~.ined, or example, by an operator viewing the video picture on a monitor. In a usual edit operation, the operator stops the VTR at a selected point by depressing a pause Sutton. Then, when the operator is ready to record the new video material, the ~71R is released from its pause mode and is set into its record mode, and a new video scene is recorded beginning at the edit point.
39~3~; Hi Whenever such assen~le or insert recording operations are performed, care must be taken to prevent the video signal from generating confusion or noise at the edit point. For this reason, at the edit point the pitch of the recording head traces should correspond to -the pitch of the tracts previously recorded on the tape. If the pitch of the recorded tracks changes discontinuously at the edit point, the reproduction of the recorded signals in the tracks around the edit point will become degraded.
More particularly, then the track pitch changes, the reproducing heads Jill not accurately scan the recorded signal, and the reproduced picture will become noisy. Also, when the track pitch changes, the reproduced vertical and horizontal synchronizing signals will occur at a time that does not correspond to previously picked up synchronizing signals, an synchronization of the reproduced video will become unreliable.
In order to avoid changes in the track pitch at an edit point, conventional techniques take advantage of a control track recorded at one edge of the video tape, and recognize that the positions of the video tracks correspond accurately to positions of the control signal recorded on the tape. That is, in the recorded signal after editing, the pulses of the control signal have a constant pitch I
In order to avoid changes in track pitch, the recording of the tracks of the new video signal should be controlled by the tracking servo system of the VTR~ so that the tracks are recorded at locations determined by the recorded control signal corresponding to a previously-recorded scene, while -the recording heads are rotated in synchronism with the vertical synchronism with the vertical synchronizing signal contained in the new video signal.
To carry out recording under the control of the tracking servo system, the tape must be reversed for at least a short distance ahead of the edit point. Then, the new scene is recorded, beginning at the edit point, only after the tape has been advanced for that short distance.
Thus, the track pitch for the new video signal matches that of the previously recorded video signal, and picture degradation or synchronization confusion is avoided at the edit point.
Accordions to conventional editing techniques, the tape is returned for a short distance to reverse it for the above-mentioned short distance.
The tape is stopped after predetermined amount of tape is returned. Then, when it is desired -to record the new scene, the advancement of the tape is commenced immediately prior to the records of the new scene for synchronization of the tracking servo system. However/ when the tape is restarted in the forward direction by releasing the pause button tracking servo circuit cannot be locked-in immaculately after the restarting thereof.
In other words, if the servo circuit has an ideal rising characteristic relative to tape transportation as shown by a straight broken line _ in jig. 1, the servo circuit is immediately locked in at the time when a first control pulse CAL
and a first I switching pulse Pi are coincident with one other However, the servo circuit doesn't have such a quick response, the servo circuit enters into the liken condition aster quite long time passes. Dow assuming -that the rising characteristic of the servo circuit is poor as shown by one dot dash line b in Fix. 1, the servo circuit is indicated to be at last locked-in at the time when a fourth control signal CTL4 and a sixth RF
switching pulse Pi are coincident with one other.
This means that a conventional editing system has such a disadvantage that is takes a relatively long time or the servo circuit to Ill into the lock-in condition.
On the other hand, in the above-described type ox the editing system, it is frequently required to confirm or monitor a recording condition or a recorded contents of the previously recorded video signal.
However, the conventional editing system has another disadvantage that the system isn't provided with the monitoring Junction in order to prevent shirt of the edit point.
. 1~89961~i OBJECTS AND SUMMERY OF THE INtlENrr`ION
It is an sect of the present invention to provide a simple and straightforward technique including apparatus for editing a video signal in a manner that avoids the problems encountered with conventional techniques.
It is another object of this invention to provide an editing technique utilizing the improved servo mechanism having a relatively quick and precise response to control the sequence of steps involved in the editing technique, It is still another object of this invention to provide an editing technique w.lierein the previously recorded video signals can be monitored for predetermined interval before to Audit Jo' I:
-pa-According to one aspect of the present invention, there is provided a video tape recorder in which when a record move is changed into a pause mode, a tape is entered into a rewind mode and in this rewind mode, it is detected that a control pulse us counted to a first predetermined number so that said tape is stopped having a circuit for further rewinding the tape by a second predetermined number of the control pulse upon a record confirmation operation in the tape stop mode, a circuit for reproducing the tape by a number of the control pulse corresponding substantially to a total number of the first and second predetermined numbers and a circuit for rewinding the tape after the no-production of the tape by the reproducing circuit is finished and stopping said tape after detecting that the control pulse is counter to nearly the first predetermined number.
The other objects, features and advantages of the present invention will become apparent from the following description taken in conjunction with the accompanying drawings through which the like references designate the same elements and parts.
BRIEF DESCRIPTION OF TOE DRAWINGS
Figs. 1 and 2 are graphs- used to explain a video tape recorder according the the present invention;
Fig. 3 is a schematic block diagram showing one embodiment of a video tape recorder according to the present Invention Figs. PA to OH are waveform diagrams each used to explain the operation of the video tape recorder according to the present invention in Fig. 3; and 6 Hi its. 5 and 6 are connection diagrams showing one employ of a practical circuitry of an essential part of -the video tape recorder according to the present invention.
DESCRIPTION OF TIE PREFERRED EMBODIMENT
To facilitate the understanding of a video tape recorder according to the present invention, an outline thereof Jill Be described first.
As shown in Fugue 2, during the recording of the Dow signal, when a pause mode command is issued at time point I, the recording of the video signal is stopped and at the same time, under the condition that pinch rollers are tightly pressed against a capstan with the magnetic tape gripped there-between, a capstan motor rotates in the reverse direction so that while the control signal recorded on the magnetic tape is counted, the magnetic tape is reversed at a predetermined speed, fox example, at a speed of one time a normal speed by a predetermined amount of, for example, 15 frames and then stopped 2Q at time point B. Thereafter, when a record review OR button which is attached on a body of video camera, is depressed to generate a record confirmation command at time point C, the magnetic tape is further reversed at a predetermined speed, for example, at a speed of one time the normal speed by a predetermined amount of, for example, 42 frames while the control signal formed thereon us counted and then reaches time point D. Then, from the time punt D, the operation mode is changed into playback mode and the magnetic tape is transported in the forward direction at a predetermined speed, for example, at a speed of one time the normal speed by a predetermined amount of, for example, 54 frames (about 1.8 seconds) while the control signal formed thereon is counted and reaches time point E. Therefore, in the period from the time points D to E, the video signal previously recorded can be confirmed or monitored.
S Also, it is desirable that the magnetic tape is not forwarded up to the time point A, but this forward running of the tape is stopped at the time point E, which is a couple of frames, for example 3 frames, ahead of the time point A.
when the magnetic tape reaches this time point E, lo the magnetic tape is advanced again in the reverse direction by the amount of 15 frames in a similar manner as that from the time points A to B and then stopped at time point F, at which the VTR enters into a record pause (RHO P) mode. In this case, it is arranged that if this record pause mode (RHO . Pi continues for a predetermined time duration, for example, several minutes, the VTR is automatically changed to the stop mode.
Then, at time point G, when the pause release command is siege the magnetic tape starts to run in the 2Q forward direction so as to reproduce the control signal previously recorded by a predetermined amount of, for example, 12 frames, in which the phase of the control signal of the video signal to be recorded subsequently is controlled to be coincident with the phase of the 9~6 reproducing signal in -the interval flQm time points G to H and under the condition that after the phases of the new and old control signals are perfectly coincided with one other, the tape is transported and the VTR starts to record the new signal from time point H and in the interval from time points H to A', a new signal is superimposed upon the picture already recorded in order to prevent a portion or section of the magnetic tape, which has not yet recorded, from occurring.
In this case, at the time point C where the VTR
is released from the pause mode, as shown in Fig. 1, a right time when the motor rises is substantially deviated by time period if to shorten a time at which the control signal is synchronized with the RF switching pulse, so that the motor servo becomes effective faster. For example, Fig. 1 shows a case where during time points when the pause mode is released and when the first control pulse Cull and the third RF switching pulse Pi are coincided with each other, the servo becomes active for the motor.
Now, one embodiment of a video tape recorder according to the present invention will hereinafter be described in detail with reference to Fig. 3.
In Fig. 3, reference numeral 1 denotes a drum motor,
2 a capstan motor and 3 denotes a pulse generator being provided on a head drum (not shown), which is operated in ganged relation with the drum motor 1, for generating a. pulse which magnetically shows a rotary phase of a magnetic trays-dicer head. Reference numeral 4 denotes an input terminal to which a vertical synchronizing signal with a frequency of 60 Ho synchronously separated from a video signal is applied ~8~6~i as a servo reference signal. Numeral 5 denotes a control (CAL) head, 6 a record change-over swish, 7 a control signal recording amplifier, 8 a control signal reproducing amplifier, 9 and lo magnetic detectors for detecting a no-station of the capstan motor 2, if and 12 frequency generators for generating frequencies responsive to the rotation speed of the capstan motor 2 in accordance with the outputs from the magnetic detectors 9 and 10, 13 and 14 a frequency servo circuit and a phase servo circuit each forming a drum servo lo system, I a frequency divider for frequency-dividing the vertical synchronizing signal with a frequency of 60 Ho supplied from the input terminal 4 by l/2 so as to achieve a signal with a frequency of 30 Ho and numeral 16 designates a differential amplifier supplied with the outputs from the servo circuits 13 and 14.
The differential amplifier 16 produces at its output side a signal corresponding to a speed error or a phase error, which is supplied through a driving circuit or driver 17 to the drum motor l to thereby permit the rotation of the head drum (not shown) in gang with this drum motor l to be con-trolled.
Also, upon recording, the signal with a frequency of 30 Ho produced at the output side of the frequency divider 15 is supplied as the control signal through the recording amplifier 7 to the control head 5, by which it is recorded on a magnetic tape (not shown) and then used as a reference signal upon reproducing.
Numerals lo and lo denote respectively, a phase servo circuit and a frequency servo circuit for a capstan motor servo system, 20 a phase compensating circuit or compensator, 21 a tracking control circuit or controller and 22 denotes a phase error detecting circuit or detector.
Upon playback mode the reproducing control signal, which is supplied from the control head 5 to the reproducing amplifier 8, is fed through the phase servo circuit 18 to the frequency servo circuit 19 in which it is compared with a signal, which is produced from the frequency generators 11 and 12 and then delivered through the phase error detector 22 to the frequency servo circuit 19. The error signal therefrom is supplied through a switch 23, which is closed in the normal operation mode, and a driving circuit or driver 24 to the capstan motor 2, by which the weeding of the magnetic tape by the capstan motor 2 in synchronism with the rotation phase of the magnetic transducer head is controlled to make the tracking effective.
Reference numeral 25 denotes a timing signal generating circuit which is supplied at its input side with various kinds of command signals including an RF switching pulse RFSWP produced at the output side of the frequency servo circuit 13 and whose waveform is shown in Fig. PA, a control signal VD/CTL, which is one of the signals applied to the control head 5 in the recording mode and leaked through a contact of Pus (Playback) side of the change-over switch 6 to the output side of the reproducing amplifier 8 and whose waveform is shown in Fig. 4B and a pause command signal SLOW
supplied from a microcomputer 26 and whose waveform is shown in Fig. 4C. When receives the pause command signal SLOW from the microcomputer 26, the liming signal generating circuit 25, in time at which the phases of the RF switching pulse RFSWP
and the control signal VD/CTL are coincided with one other, produces a signal C-CUT which, as shown in Fig. ED, rises in lob 6 synchronism with the rise of the control signal VD/CTL and thereafter upon the pulse release command, walls in synchronism with the fall of the RF switching pulse RFSWP.
The signal C-CUT from this timing signal generating circuit 25 is respectively supplied to a tracking control circuit 27, a braking circuit 28 and a continuous recording delay circuit 29, all of which are provided at the output side of the liming signal generating circuit 25. The tracking control circuit 27 serves such that it delays the leading or front edge of the signal C CUT supplied therein by a prude-Turin time period To as illustrated in Fig. YE so as to form a timing for generating a still picture without noise.
On the other hand, the continuous recording delay circuit 29 acts such that it delays the trailing or rear edge of the signal C-CUT supplied therein by a predetermined time period To (which, namely corresponds to the time period tics seen in Fig. 1) as shown in Fig. YE so as to form a timing so that the servo may become effective as soon as possible. As a result, at the output side of the continuous delay circuit 29 is produced a signal C Cut which is the signal where the leading and trailing edges of the signal C-CUT are delayed by the predetermined amounts as described above and whose waveform is shown in Fig. I This signal C-CUTl serves to control the opening and/or closing of the switch 23 located between the frequency servo circuit 19 and the driving circuit 24. In this case, by the signal C CUT, this switch 23 is controlled such that when the signal C Cut is at low level or upon normal operation mode, it is closed but when the signal C-CUTl stays at high level or upon continuous recording mode, it is opened.
The braking circuit 28 also produces at its output side a braking signal BRAKE with a predetermined pulse width To as shown in Fix. OF in response to the output signal from -the tracking control circuit 27, in other words, in substantially synchronism with the rise of the signal C-CU~
shown in Fig. YE. The predetermined pulse width To of this braking signal BRAKE is decided by a predetermined braking width in such a manner that the stop position of the capstan motor 2 always becomes a constant stop position.
The output signal C Cut of the continuous recording delay circuit 29 is further delivered to a delay circuit 30 in which the training edge thereof is delayed by a predetermined time period To, for example, one second, so that the delay circuit 30 produces at its output side a signal C-CUT2 as if-lust rated in Fig. 4G. This predetermined time period To is provided to make the servo effective or captured as soon as possible upon continuous recording mode. More precisely, to make the servo effective as fast as possible upon continuous recording mode, the predetermined time period To functions such that it closes a switch 31, which is made open by the signal C-CUT2 upon normal operation mode and a switch ha located within the frequency generator 11 (like switch is also provided within the frequency generator 12 though not shown in the figure) so as to make time constants of the phase compensating circuit 20 and the frequency generators 11, 12 smaller than those upon normal operation mode.
Also, this signal C-CUT2 is supplied to the driving circuit 24, by which the operation of the driving circuit 24, which is pulse-driven in about 20% of its power upon normal operation mode, is raised up to nearly 90% upon continuous 36~i recording mode thus the servo being made elective quicker or faster.
Accordingly, the capstan motor 2 stopped by the fact that a driving signal CUD from the driving circuit 24 is interrupted in synchronism with the fall of the braking signal BRAKE as shown in Fig. OH, starts to rotate when it is supplied with the driving signal CUD having substantial-lye the continuous recording delay time lo after the pause mode is released. Then, during time period To immediately after the capstan motor 2 starts to rotate, when the control signal VD/CTL and the RF switching pulse RFSWP are synchronized with each other, the servo rapidly becomes active for the capstan motor 2.
Reference numeral 50 designates a record confirming circuit for confirming whether or not the place previously recorded is surely recorded or whether a new picture can be connected to the preceding picture or not when a picture is recorded by a video camera provided with a record review button, further details of which will be described later.
Fig. 5 shows an example of practical circuitry pertaining to the timing signal generating circuit 25, the tracking control circuit 27, the braking circuit 28, the continuous recording delay circuit 29 and a part of driving section in Fig. 3 in which like references corresponding to those of Fig. 3 designate the same elements and parts.
The timing signal generating circuit 25 includes D flip-flop circuits aye, 25b and a transistor 25c in which input terminals D of the flip flop circuits aye, 25b to which the pause command signal SLOW is supplied from the micro-computer 26 (Fig. 3) are connected together, an inverting I
output terminal Q of the lip lop circuit aye is connected -to a clear terminal CAL of the flip-flop circuit 25b, a preset terminal PUS ox the flip-Elop circuit aye is connected both to an inverting output -terminal Q of the flip-flop circuit 25b and an input side of the braking circuit 28, a clear terminal I of the flip-flop circuit aye is grounded and a clock terminal C of this flip-flop circuit aye is supplied with the RF switching pulse RFSWP which the frequency servo circuit 13 (Fig. 3) produces and delivers through an inventor 25d.
To the base of the transistor 25c is supplied the control signal VD/CTL which the reproducing amplifier 8 (Fugue) produces. the emitter of this transistor 25c is grounded and the collector thereof is connected both to a clock terminal of the flip-flop circuit 25b and connected through a resistor eye to a positive voltage supply source terminal +Vcc.
An output terminal Q of this flip-flop circuit 25b is connected to its preset terminal PUS, anode sides of diodes aye, 27b in the tracking control circuit 27 and also cathode sides of diodes aye, 29b in the continuous recording delay circuit 29. The cathodes of the diodes aye, 27b are connected through variable resistors 27c, 27d together to one end of a resistor 32, respectively, while the anodes of the diodes aye, 29b are connected through variable resistors 29c, 29d together to the one end of the resistor 32. The other end of this resistor 32 is grounded via a capacitor 33. These resistor 32 and capacitor 33 are made common for use in the tracking control circuit 27 and the continuous recording delay circuit 29. Also, the diode aye, the resistor 27c, the diode aye and the resistor 29c form a charge and/or discharge I
loop of the capacitor 33 upon a forward direction (FED) no-station ox -the capstan motor 2 (Fig. 3), while -the diode 27b, the resistor 27d, the diode 29b and the resistor 29d Norm a charge and/or discharge loop of the capacitor 33 upon a reverse direction (REV) rotation thereof. These charge Andre discharge loops are sociably changed by a switch, which is not shown in the figure and controlled to open and/or close by the command signal CFWD from the microcomputer 26 in response to the rotation direction. If the variable resistors 27c and 29c are adjusted respectively, it becomes possible to set the delay times I and I in Fig. YE at desired values.
The one end of the resistor 32 is connected to an AND
circuit 34 at its common connection input terminal at which two input terminals thereof are connected together. The output side of this AND circuit 34 is connected through a resistor 35 to a base of a transistor 36 which serves for preventing the braking circuit 28 from misoperating and also to one input terminal of an AND circuit aye provided within the braking circuit 28. This AND circuit 34 is also made common for use in the tracking control circuit I and the continuous recording delay circuit 29, which serves to decide or set the level of the signal C-CUTl flowing there-through.
The other input terminal of the AND circuit aye is connected through resistors 28b, 28c and the variable resistor 28d to the inverting output terminal Q of the flip-flop circuit 25b in the timing signal generating circuit 25 and also grounded through the resistor 28b and a capacitor eye. In this case, if the variable resistor 28d is adjusted, it is possible -to set -the pulse width of the braking signal BRAKE (which in other words corresponds to -the predetermined pulse width To in Fig. OF) a-t a desired and proper value. Also, between a common connection 5 point of the resistor 28b with the capacitor eye and the output terminal of the AND circuit aye are connected a resistor 28f and a diode 28g, each of which is serially connected, by which the fall of the braking signal BRAKE
is made more abrupt.
Numerals 37 and 38 respectively denote AND circuits serving for deciding the direction of the forward and reverse directions and the AND circuit 37 is used for the continuous recording mode and the AND circuit 38 is used for the normal operation mode. Each of the input terminals of these AND
circuits 37 and 38 is supplied with the signal CFWD delivered from the microcomputer 26 (Fig. 3) for driving the capstan motor 2 (Fig. 3) in -the forward direction, so that when the AND gate 37 is opened by the output from the AND circuit aye upon the continuous recording mode, a transistor 39 connected thereto is made ON to produce a reversed signal REV and also upon the normal operation mode, when the AND circuit 38 is opened by the output from the AND circuit 34, the transistor 39 also connected thereto is made ON to achieve the reversed signal REV.
Further, the output signal of the AND circuit aye, namely, the braking signal BRAKE is supplied through a diode 40 to a base of a -transistor 41 which then produces at its emitter a drive control signal KERR and delivers the same to the driving section (not shown).
The operations of the circuitry in Fig. 5 will be described next. In -the initial operation mode, the output terminals Us ox the flip-flop circuits aye and 25b in the timing signal generating circuit 25 stay a-t high level (H) and low level (L), respectively. When the signal SLOW as shown in Fig. 4C is inputted to the D input terminals of the flip-flop circuits aye, 25b by the pause command originated from the microcomputer 26 (Fig. 3), in time point at which the control signal VD/CTL is supplied, the output terminal Q of the flip-flop circuit 25b is inverted from low level (L) to high level (H) so that at the output side of the timing signal generating circuit 25 is achieved the signal C-CUT whose waveform is shown in Fig. ED. This signal CCVT is supplied, for example, upon the forward direction (FED), through the side of the diode aye to the capacitor 33 to be charged therein, so that the AND circuit 34 produces at its output side the signal C-CUTl which as shown in Fig. YE, rises with the delay time To to be decided substantially by the time constant of the capacitor 33 and the resistor 27c.
Also, in the initial operation mode, the preset terminal PUS or the flip-flop circuit aye is set at a high level OH) by the output from the inverting output terminal Q of the flip-flop circuit 25b and hence a high level signal C-CUT lo supplied therefrom through the resistor 28d and so on to the capacitor eye to charge the same, by which the level of the other input terminal of the AND circuit aye is held high in level. Accordingly, as described above, when the signal C-CUTl achieved at the output side of the AND
circuit 34 becomes high level (H), the AND circuit aye opens its gate to produce at its output side the braking signal I
BRAZE having the brazing pulse width To as shown in Fix. OF, which will be determined by the -time constant of the capacitor eye and the resistors 28c, 28d. This braking signal Rae is not only supplied to -the AND circuits 37, 38 in which it is utilized to achieve the reversed signal REV
but also supplied to the transistor 41 as the driving control signal.
On the other hand, as shown in Fig. 4C, when the signal SLOW falls in association with the pause release command, since the level of the output terminal Q of the flip-flop circuit aye changes to the low level (L) in synchronism with the fall of the RF switching pulse RFSWP immediately after the pause release command and also the level of the inverting output terminal Q thereof changes to the high level (H), the output terminal Q of the flip-flop circuit 25b becomes low level and the inverting output terminal Q thereof becomes high level, by which the high level (H) of the inverting output terminal Q ox this flip-flop circuit 25b presets the flip-flop circuit aye, so that the output terminal Q thereof becomes high level so as to return the mode to the initial operation mode.
Further, due to the fact that the output terminal Q of the flip-flop circuit 25b becomes low level, charges accumulated or stored in the capacitor 33 is discharged through the side of the diode aye upon, for example, the forward direction transpiration so that the signal C-CUT
achieved at the output side of the AND circuit 34 falls as shown in Fig. YE with the delay time To which will be sub-staunchly decided by the time constant of the capacitor 33 and the resistor 29c. In other words, the timing at which the rise characteristic of -the capstan motor 2 is shifted only by the time if as shown in Fig. 1 which is equivalent to this delay time I Then, during the predetermined time To (Fig. 4G) soon after the capstan motor 2 starts to drive, the capstan motor 2 is controlled in such a manner as to maze the time constants of the servo system smaller -than those of the normal operation mode, so that the servo will become effective faster.
Fig. 6 shows an example of a practical configuration of the record confirming circuit 50 (Fig. 3). In this circuit, the operations from the time point C to the time point E in Fig. 2 are carried out.
In Fig. 6, to a terminal 51 is connected a record review button switch though not shown in the figure. When this record review button switch is depressed or made ON, a flip-flop circuit 52 is set and hence the output thereof becomes high level. This high level signal is supplied through a terminal 53 to the microcomputer 26 (Fig. 3) to thereby permit the VTR system to enter into the playback mode and also to counters I and 55 to reset them. At the same time, a flip-flop circuit 56 is triggered by the signal from the flip-flop circuit I so that its output becomes high level. The high level signal derived from the flip-flop circuit 56 is fed through a terminal 57 to the microcomputer 26 (Fig. 3), by which this microcomputer 26 supplies the reversed command signal to the servo system of the capstan motor 2 (Fig. 3) so as to make the capstan motor 2 in a reverse mode.
At this time, the output of the flip-flop circuit 56 is further delivered to a switch circuit 58 so as to connect I
it to the side of a contact a, so that the reproducing control signal supplied from the reproducing amplifier 8 (Fig. 3) -to an input terminal 59 is delivered to the counter I When the counter 54 counts the reproducing control signal of 42 frames, namely, 42 reproducing control signals, it produces a carry signal and -then supplies it to the flip-flop circuit 56 to reset the same, so that the capstan motor 2 is made in the mode of the normal rotation and the contact of the switch circuit 58 is changed from the contact a to that _ to thereby allow the reproducing control signal to be fed to the counter 55.
When the counter 55 counts the reproducing control signal of 54 frames, namely, 54 reproducing control signals, it produces a carry signal and then supplies it to the flip-flop circuit 52 to reset the same, so that all the operations from the time point C to the time point E in Fig. 2 are completed.
Also, owing to the state that the flip-flop circuit 52 was reset, such state of the flip-flop circuit 52 is transmitted from the terminal 53 to the microcomputer 26~
Thus, the microcomputer 26 produces the signal SLOW so that the VTR enters again into the operation mode shown in the time points A and B in Fig. 2 for rewinding the tape by 15 frames like the periods shown by the time points A to B. Then, from the time point E to the time point A', operations relevant to the above continuous recording mode are performed.
As described above, according to the video tape recorder of the present invention, since the picture can con-tenuously or consistently be connected and/or recorded on the tape in accuracy and it is also possible to confirm whether the place or portion previously recorded is surely recorded or not or whether new picture can be continuously or con-sistently connected to the picture recorded previously, the highly precise record and/or reproduction of the picture having no such unnaturalness as a disturbance of the picture on the connection point of the video images becomes possible.
The above description is given on a single preferred embodiment of the invention, but it will be apparent that many modifications and variations could be effected by one skilled in the art without departing from the spirits or scope ox the novel concepts of the invention, so that the scope of the invention should be determined by the appended claims only.
The differential amplifier 16 produces at its output side a signal corresponding to a speed error or a phase error, which is supplied through a driving circuit or driver 17 to the drum motor l to thereby permit the rotation of the head drum (not shown) in gang with this drum motor l to be con-trolled.
Also, upon recording, the signal with a frequency of 30 Ho produced at the output side of the frequency divider 15 is supplied as the control signal through the recording amplifier 7 to the control head 5, by which it is recorded on a magnetic tape (not shown) and then used as a reference signal upon reproducing.
Numerals lo and lo denote respectively, a phase servo circuit and a frequency servo circuit for a capstan motor servo system, 20 a phase compensating circuit or compensator, 21 a tracking control circuit or controller and 22 denotes a phase error detecting circuit or detector.
Upon playback mode the reproducing control signal, which is supplied from the control head 5 to the reproducing amplifier 8, is fed through the phase servo circuit 18 to the frequency servo circuit 19 in which it is compared with a signal, which is produced from the frequency generators 11 and 12 and then delivered through the phase error detector 22 to the frequency servo circuit 19. The error signal therefrom is supplied through a switch 23, which is closed in the normal operation mode, and a driving circuit or driver 24 to the capstan motor 2, by which the weeding of the magnetic tape by the capstan motor 2 in synchronism with the rotation phase of the magnetic transducer head is controlled to make the tracking effective.
Reference numeral 25 denotes a timing signal generating circuit which is supplied at its input side with various kinds of command signals including an RF switching pulse RFSWP produced at the output side of the frequency servo circuit 13 and whose waveform is shown in Fig. PA, a control signal VD/CTL, which is one of the signals applied to the control head 5 in the recording mode and leaked through a contact of Pus (Playback) side of the change-over switch 6 to the output side of the reproducing amplifier 8 and whose waveform is shown in Fig. 4B and a pause command signal SLOW
supplied from a microcomputer 26 and whose waveform is shown in Fig. 4C. When receives the pause command signal SLOW from the microcomputer 26, the liming signal generating circuit 25, in time at which the phases of the RF switching pulse RFSWP
and the control signal VD/CTL are coincided with one other, produces a signal C-CUT which, as shown in Fig. ED, rises in lob 6 synchronism with the rise of the control signal VD/CTL and thereafter upon the pulse release command, walls in synchronism with the fall of the RF switching pulse RFSWP.
The signal C-CUT from this timing signal generating circuit 25 is respectively supplied to a tracking control circuit 27, a braking circuit 28 and a continuous recording delay circuit 29, all of which are provided at the output side of the liming signal generating circuit 25. The tracking control circuit 27 serves such that it delays the leading or front edge of the signal C CUT supplied therein by a prude-Turin time period To as illustrated in Fig. YE so as to form a timing for generating a still picture without noise.
On the other hand, the continuous recording delay circuit 29 acts such that it delays the trailing or rear edge of the signal C-CUT supplied therein by a predetermined time period To (which, namely corresponds to the time period tics seen in Fig. 1) as shown in Fig. YE so as to form a timing so that the servo may become effective as soon as possible. As a result, at the output side of the continuous delay circuit 29 is produced a signal C Cut which is the signal where the leading and trailing edges of the signal C-CUT are delayed by the predetermined amounts as described above and whose waveform is shown in Fig. I This signal C-CUTl serves to control the opening and/or closing of the switch 23 located between the frequency servo circuit 19 and the driving circuit 24. In this case, by the signal C CUT, this switch 23 is controlled such that when the signal C Cut is at low level or upon normal operation mode, it is closed but when the signal C-CUTl stays at high level or upon continuous recording mode, it is opened.
The braking circuit 28 also produces at its output side a braking signal BRAKE with a predetermined pulse width To as shown in Fix. OF in response to the output signal from -the tracking control circuit 27, in other words, in substantially synchronism with the rise of the signal C-CU~
shown in Fig. YE. The predetermined pulse width To of this braking signal BRAKE is decided by a predetermined braking width in such a manner that the stop position of the capstan motor 2 always becomes a constant stop position.
The output signal C Cut of the continuous recording delay circuit 29 is further delivered to a delay circuit 30 in which the training edge thereof is delayed by a predetermined time period To, for example, one second, so that the delay circuit 30 produces at its output side a signal C-CUT2 as if-lust rated in Fig. 4G. This predetermined time period To is provided to make the servo effective or captured as soon as possible upon continuous recording mode. More precisely, to make the servo effective as fast as possible upon continuous recording mode, the predetermined time period To functions such that it closes a switch 31, which is made open by the signal C-CUT2 upon normal operation mode and a switch ha located within the frequency generator 11 (like switch is also provided within the frequency generator 12 though not shown in the figure) so as to make time constants of the phase compensating circuit 20 and the frequency generators 11, 12 smaller than those upon normal operation mode.
Also, this signal C-CUT2 is supplied to the driving circuit 24, by which the operation of the driving circuit 24, which is pulse-driven in about 20% of its power upon normal operation mode, is raised up to nearly 90% upon continuous 36~i recording mode thus the servo being made elective quicker or faster.
Accordingly, the capstan motor 2 stopped by the fact that a driving signal CUD from the driving circuit 24 is interrupted in synchronism with the fall of the braking signal BRAKE as shown in Fig. OH, starts to rotate when it is supplied with the driving signal CUD having substantial-lye the continuous recording delay time lo after the pause mode is released. Then, during time period To immediately after the capstan motor 2 starts to rotate, when the control signal VD/CTL and the RF switching pulse RFSWP are synchronized with each other, the servo rapidly becomes active for the capstan motor 2.
Reference numeral 50 designates a record confirming circuit for confirming whether or not the place previously recorded is surely recorded or whether a new picture can be connected to the preceding picture or not when a picture is recorded by a video camera provided with a record review button, further details of which will be described later.
Fig. 5 shows an example of practical circuitry pertaining to the timing signal generating circuit 25, the tracking control circuit 27, the braking circuit 28, the continuous recording delay circuit 29 and a part of driving section in Fig. 3 in which like references corresponding to those of Fig. 3 designate the same elements and parts.
The timing signal generating circuit 25 includes D flip-flop circuits aye, 25b and a transistor 25c in which input terminals D of the flip flop circuits aye, 25b to which the pause command signal SLOW is supplied from the micro-computer 26 (Fig. 3) are connected together, an inverting I
output terminal Q of the lip lop circuit aye is connected -to a clear terminal CAL of the flip-flop circuit 25b, a preset terminal PUS ox the flip-Elop circuit aye is connected both to an inverting output -terminal Q of the flip-flop circuit 25b and an input side of the braking circuit 28, a clear terminal I of the flip-flop circuit aye is grounded and a clock terminal C of this flip-flop circuit aye is supplied with the RF switching pulse RFSWP which the frequency servo circuit 13 (Fig. 3) produces and delivers through an inventor 25d.
To the base of the transistor 25c is supplied the control signal VD/CTL which the reproducing amplifier 8 (Fugue) produces. the emitter of this transistor 25c is grounded and the collector thereof is connected both to a clock terminal of the flip-flop circuit 25b and connected through a resistor eye to a positive voltage supply source terminal +Vcc.
An output terminal Q of this flip-flop circuit 25b is connected to its preset terminal PUS, anode sides of diodes aye, 27b in the tracking control circuit 27 and also cathode sides of diodes aye, 29b in the continuous recording delay circuit 29. The cathodes of the diodes aye, 27b are connected through variable resistors 27c, 27d together to one end of a resistor 32, respectively, while the anodes of the diodes aye, 29b are connected through variable resistors 29c, 29d together to the one end of the resistor 32. The other end of this resistor 32 is grounded via a capacitor 33. These resistor 32 and capacitor 33 are made common for use in the tracking control circuit 27 and the continuous recording delay circuit 29. Also, the diode aye, the resistor 27c, the diode aye and the resistor 29c form a charge and/or discharge I
loop of the capacitor 33 upon a forward direction (FED) no-station ox -the capstan motor 2 (Fig. 3), while -the diode 27b, the resistor 27d, the diode 29b and the resistor 29d Norm a charge and/or discharge loop of the capacitor 33 upon a reverse direction (REV) rotation thereof. These charge Andre discharge loops are sociably changed by a switch, which is not shown in the figure and controlled to open and/or close by the command signal CFWD from the microcomputer 26 in response to the rotation direction. If the variable resistors 27c and 29c are adjusted respectively, it becomes possible to set the delay times I and I in Fig. YE at desired values.
The one end of the resistor 32 is connected to an AND
circuit 34 at its common connection input terminal at which two input terminals thereof are connected together. The output side of this AND circuit 34 is connected through a resistor 35 to a base of a transistor 36 which serves for preventing the braking circuit 28 from misoperating and also to one input terminal of an AND circuit aye provided within the braking circuit 28. This AND circuit 34 is also made common for use in the tracking control circuit I and the continuous recording delay circuit 29, which serves to decide or set the level of the signal C-CUTl flowing there-through.
The other input terminal of the AND circuit aye is connected through resistors 28b, 28c and the variable resistor 28d to the inverting output terminal Q of the flip-flop circuit 25b in the timing signal generating circuit 25 and also grounded through the resistor 28b and a capacitor eye. In this case, if the variable resistor 28d is adjusted, it is possible -to set -the pulse width of the braking signal BRAKE (which in other words corresponds to -the predetermined pulse width To in Fig. OF) a-t a desired and proper value. Also, between a common connection 5 point of the resistor 28b with the capacitor eye and the output terminal of the AND circuit aye are connected a resistor 28f and a diode 28g, each of which is serially connected, by which the fall of the braking signal BRAKE
is made more abrupt.
Numerals 37 and 38 respectively denote AND circuits serving for deciding the direction of the forward and reverse directions and the AND circuit 37 is used for the continuous recording mode and the AND circuit 38 is used for the normal operation mode. Each of the input terminals of these AND
circuits 37 and 38 is supplied with the signal CFWD delivered from the microcomputer 26 (Fig. 3) for driving the capstan motor 2 (Fig. 3) in -the forward direction, so that when the AND gate 37 is opened by the output from the AND circuit aye upon the continuous recording mode, a transistor 39 connected thereto is made ON to produce a reversed signal REV and also upon the normal operation mode, when the AND circuit 38 is opened by the output from the AND circuit 34, the transistor 39 also connected thereto is made ON to achieve the reversed signal REV.
Further, the output signal of the AND circuit aye, namely, the braking signal BRAKE is supplied through a diode 40 to a base of a -transistor 41 which then produces at its emitter a drive control signal KERR and delivers the same to the driving section (not shown).
The operations of the circuitry in Fig. 5 will be described next. In -the initial operation mode, the output terminals Us ox the flip-flop circuits aye and 25b in the timing signal generating circuit 25 stay a-t high level (H) and low level (L), respectively. When the signal SLOW as shown in Fig. 4C is inputted to the D input terminals of the flip-flop circuits aye, 25b by the pause command originated from the microcomputer 26 (Fig. 3), in time point at which the control signal VD/CTL is supplied, the output terminal Q of the flip-flop circuit 25b is inverted from low level (L) to high level (H) so that at the output side of the timing signal generating circuit 25 is achieved the signal C-CUT whose waveform is shown in Fig. ED. This signal CCVT is supplied, for example, upon the forward direction (FED), through the side of the diode aye to the capacitor 33 to be charged therein, so that the AND circuit 34 produces at its output side the signal C-CUTl which as shown in Fig. YE, rises with the delay time To to be decided substantially by the time constant of the capacitor 33 and the resistor 27c.
Also, in the initial operation mode, the preset terminal PUS or the flip-flop circuit aye is set at a high level OH) by the output from the inverting output terminal Q of the flip-flop circuit 25b and hence a high level signal C-CUT lo supplied therefrom through the resistor 28d and so on to the capacitor eye to charge the same, by which the level of the other input terminal of the AND circuit aye is held high in level. Accordingly, as described above, when the signal C-CUTl achieved at the output side of the AND
circuit 34 becomes high level (H), the AND circuit aye opens its gate to produce at its output side the braking signal I
BRAZE having the brazing pulse width To as shown in Fix. OF, which will be determined by the -time constant of the capacitor eye and the resistors 28c, 28d. This braking signal Rae is not only supplied to -the AND circuits 37, 38 in which it is utilized to achieve the reversed signal REV
but also supplied to the transistor 41 as the driving control signal.
On the other hand, as shown in Fig. 4C, when the signal SLOW falls in association with the pause release command, since the level of the output terminal Q of the flip-flop circuit aye changes to the low level (L) in synchronism with the fall of the RF switching pulse RFSWP immediately after the pause release command and also the level of the inverting output terminal Q thereof changes to the high level (H), the output terminal Q of the flip-flop circuit 25b becomes low level and the inverting output terminal Q thereof becomes high level, by which the high level (H) of the inverting output terminal Q ox this flip-flop circuit 25b presets the flip-flop circuit aye, so that the output terminal Q thereof becomes high level so as to return the mode to the initial operation mode.
Further, due to the fact that the output terminal Q of the flip-flop circuit 25b becomes low level, charges accumulated or stored in the capacitor 33 is discharged through the side of the diode aye upon, for example, the forward direction transpiration so that the signal C-CUT
achieved at the output side of the AND circuit 34 falls as shown in Fig. YE with the delay time To which will be sub-staunchly decided by the time constant of the capacitor 33 and the resistor 29c. In other words, the timing at which the rise characteristic of -the capstan motor 2 is shifted only by the time if as shown in Fig. 1 which is equivalent to this delay time I Then, during the predetermined time To (Fig. 4G) soon after the capstan motor 2 starts to drive, the capstan motor 2 is controlled in such a manner as to maze the time constants of the servo system smaller -than those of the normal operation mode, so that the servo will become effective faster.
Fig. 6 shows an example of a practical configuration of the record confirming circuit 50 (Fig. 3). In this circuit, the operations from the time point C to the time point E in Fig. 2 are carried out.
In Fig. 6, to a terminal 51 is connected a record review button switch though not shown in the figure. When this record review button switch is depressed or made ON, a flip-flop circuit 52 is set and hence the output thereof becomes high level. This high level signal is supplied through a terminal 53 to the microcomputer 26 (Fig. 3) to thereby permit the VTR system to enter into the playback mode and also to counters I and 55 to reset them. At the same time, a flip-flop circuit 56 is triggered by the signal from the flip-flop circuit I so that its output becomes high level. The high level signal derived from the flip-flop circuit 56 is fed through a terminal 57 to the microcomputer 26 (Fig. 3), by which this microcomputer 26 supplies the reversed command signal to the servo system of the capstan motor 2 (Fig. 3) so as to make the capstan motor 2 in a reverse mode.
At this time, the output of the flip-flop circuit 56 is further delivered to a switch circuit 58 so as to connect I
it to the side of a contact a, so that the reproducing control signal supplied from the reproducing amplifier 8 (Fig. 3) -to an input terminal 59 is delivered to the counter I When the counter 54 counts the reproducing control signal of 42 frames, namely, 42 reproducing control signals, it produces a carry signal and -then supplies it to the flip-flop circuit 56 to reset the same, so that the capstan motor 2 is made in the mode of the normal rotation and the contact of the switch circuit 58 is changed from the contact a to that _ to thereby allow the reproducing control signal to be fed to the counter 55.
When the counter 55 counts the reproducing control signal of 54 frames, namely, 54 reproducing control signals, it produces a carry signal and then supplies it to the flip-flop circuit 52 to reset the same, so that all the operations from the time point C to the time point E in Fig. 2 are completed.
Also, owing to the state that the flip-flop circuit 52 was reset, such state of the flip-flop circuit 52 is transmitted from the terminal 53 to the microcomputer 26~
Thus, the microcomputer 26 produces the signal SLOW so that the VTR enters again into the operation mode shown in the time points A and B in Fig. 2 for rewinding the tape by 15 frames like the periods shown by the time points A to B. Then, from the time point E to the time point A', operations relevant to the above continuous recording mode are performed.
As described above, according to the video tape recorder of the present invention, since the picture can con-tenuously or consistently be connected and/or recorded on the tape in accuracy and it is also possible to confirm whether the place or portion previously recorded is surely recorded or not or whether new picture can be continuously or con-sistently connected to the picture recorded previously, the highly precise record and/or reproduction of the picture having no such unnaturalness as a disturbance of the picture on the connection point of the video images becomes possible.
The above description is given on a single preferred embodiment of the invention, but it will be apparent that many modifications and variations could be effected by one skilled in the art without departing from the spirits or scope ox the novel concepts of the invention, so that the scope of the invention should be determined by the appended claims only.
Claims (5)
1. A video tape recorder including tape drive means for advancing a tape in forward or reverse direction, and in which when record mode is changed into pause mode, said tape is reversed by first predetermined number of control signal which is recorded on longitudinal track of said tape, comprising:
means for actuating a check of recording condition in said record mode, first means responsive to said actuating means for reversing said tape by said tape drive means until said control signal is further counted by second predetermined number, means for reproducing said tape in said forward mode by tape amount substantially corresponding to total number of said first and second predetermined numbers, and second means for reversing said tape by nearly said first predetermined number after finish of reproducing operation by said reproducing means.
means for actuating a check of recording condition in said record mode, first means responsive to said actuating means for reversing said tape by said tape drive means until said control signal is further counted by second predetermined number, means for reproducing said tape in said forward mode by tape amount substantially corresponding to total number of said first and second predetermined numbers, and second means for reversing said tape by nearly said first predetermined number after finish of reproducing operation by said reproducing means.
2. A video tape recorder according to claim 1, in which said first means includes first counter which counts said control signal and which is reset by output of said actuation means, and first flip-flop which is set by said output of the actuation means and which is reset by output of said first counter, whereby said tape drive means enters into said reverse mode by output of said first flip-flop.
3. A video tape recorder according to claim 2, in which said reproducing means includes second counter which counts said control signal and which is reset by said output of the actuation means, and second flip-flop which is set by said output of the actuation means and which is reset by output of said second counter, whereby said tape drive means enters into said forward mode by output of said second flip-flop.
4. A video tape recorder according to claim 3, in which said first means and said reproducing means include common switch means which selectively supplies said control signal to said first and second counter, said common switch means being controlled by said output of the first flip-flop so as to supply said control signal to said first counter in said reverse mode and to said second counter in said forward mode.
5. Method for controlling an advancement of tape in forward or reverse direction, comprising:
reversing said tape by first predetermined number of control signal which is recorded on longitudinal track of said tape, when record mode is changed into pause mode;
reversing said tape by second predetermined number of said control signal for checking of recording condition in said record mode;
forwarding said tape in a playback mode by tape amount substantially corresponding to total number of said first and second predetermined number of said control signal;
and further reversing said tape by nearly said first pre-determined number after finish of said forwarding operation.
reversing said tape by first predetermined number of control signal which is recorded on longitudinal track of said tape, when record mode is changed into pause mode;
reversing said tape by second predetermined number of said control signal for checking of recording condition in said record mode;
forwarding said tape in a playback mode by tape amount substantially corresponding to total number of said first and second predetermined number of said control signal;
and further reversing said tape by nearly said first pre-determined number after finish of said forwarding operation.
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP43581/81 | 1981-03-25 | ||
| JP56043581A JPS57158056A (en) | 1981-03-25 | 1981-03-25 | Video tape recorder |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CA1189966A true CA1189966A (en) | 1985-07-02 |
Family
ID=12667726
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA000399234A Expired CA1189966A (en) | 1981-03-25 | 1982-03-24 | Video tape recorder |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US4520406A (en) |
| EP (1) | EP0061357B1 (en) |
| JP (1) | JPS57158056A (en) |
| AT (1) | ATE20785T1 (en) |
| CA (1) | CA1189966A (en) |
| DE (1) | DE3271984D1 (en) |
Families Citing this family (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS609287A (en) * | 1983-06-29 | 1985-01-18 | Fuji Photo Film Co Ltd | Cassette control device of video recording device |
| JPS6098540A (en) * | 1983-11-04 | 1985-06-01 | Mitsubishi Electric Corp | Magnetic recording and reproducing device |
| JPS60115038A (en) * | 1983-11-26 | 1985-06-21 | Mitsubishi Electric Corp | Magnetic video recording and reproducing device |
| JPS60242535A (en) * | 1984-05-16 | 1985-12-02 | Clarion Co Ltd | Magnetic recording and reproduction system |
| US5089919A (en) * | 1984-12-04 | 1992-02-18 | Canon Kabushiki Kaisha | Tracking control information signal recording device |
| JP2556463B2 (en) * | 1984-12-04 | 1996-11-20 | キヤノン株式会社 | Information signal recording / reproducing device |
| JPH07118182B2 (en) * | 1986-03-31 | 1995-12-18 | ソニー株式会社 | Tape counter for rotary head type video signal recording / reproducing apparatus |
| JPS62241160A (en) * | 1986-04-11 | 1987-10-21 | Sony Corp | Video tape recorder having recording state confirming function |
| JPS6450265A (en) * | 1987-08-21 | 1989-02-27 | Hashimoto Corp | System for operating vtr |
| US5339200A (en) * | 1991-03-01 | 1994-08-16 | Canon Kabushiki Kaisha | Signal recording apparatus with rerecording facility |
Family Cites Families (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3671665A (en) * | 1967-11-27 | 1972-06-20 | Victor Company Of Japan | Signal editing system and apparatus for recording and reproducing apparatus |
| US3974522A (en) * | 1973-07-26 | 1976-08-10 | Akai Electric Company Limited | Electronic editing method and apparatus for a video tape recorder |
| US4001882A (en) * | 1975-03-12 | 1977-01-04 | Spectra-Vision Corporation | Magnetic tape editing, previewing and animating method and system |
| JPS5290222A (en) * | 1976-01-23 | 1977-07-29 | Sony Corp | Automatic compiler |
| US4100607A (en) * | 1977-02-07 | 1978-07-11 | Convergence Corporation | Computer for video tape editing system |
| US4163263A (en) * | 1978-04-04 | 1979-07-31 | Basf Aktiengesellschaft | Method and apparatus for tape recording time-spaced segments of video information from a video camera |
| DE2844897A1 (en) * | 1978-10-14 | 1980-04-17 | Blaupunkt Werke Gmbh | INFORMATION RECORDING AND DISPLAYING DEVICE |
| JPS55114084A (en) * | 1979-02-23 | 1980-09-03 | Hitachi Ltd | Magnetic recording and reproducing device |
| AU546625B2 (en) * | 1980-10-09 | 1985-09-12 | Sony Corporation | V.t.r. editing control |
-
1981
- 1981-03-25 JP JP56043581A patent/JPS57158056A/en active Granted
-
1982
- 1982-03-24 CA CA000399234A patent/CA1189966A/en not_active Expired
- 1982-03-24 US US06/361,149 patent/US4520406A/en not_active Expired - Lifetime
- 1982-03-25 EP EP82301588A patent/EP0061357B1/en not_active Expired
- 1982-03-25 AT AT82301588T patent/ATE20785T1/en active
- 1982-03-25 DE DE8282301588T patent/DE3271984D1/en not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| JPS57158056A (en) | 1982-09-29 |
| ATE20785T1 (en) | 1986-08-15 |
| EP0061357A3 (en) | 1984-03-28 |
| JPS6360454B2 (en) | 1988-11-24 |
| EP0061357A2 (en) | 1982-09-29 |
| DE3271984D1 (en) | 1986-08-21 |
| US4520406A (en) | 1985-05-28 |
| EP0061357B1 (en) | 1986-07-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4394694A (en) | Tape synchronizing apparatus | |
| EP0091188A1 (en) | Microprocessor controlled multiple servo system for a recording and/or reproducing apparatus | |
| CA1189966A (en) | Video tape recorder | |
| US3887941A (en) | Synchronizing pulse processor for a video tape recorder | |
| CA1078453A (en) | Hgh stability digital head servo for video recorders | |
| US3636252A (en) | Servo for video tape apparatus with editing capabilities | |
| US4390908A (en) | Phase servo circuit | |
| US4672474A (en) | Synthetic control track signal producing apparatus for video tape machines | |
| US4663679A (en) | Tape address synchronizing apparatus for video tape recorder | |
| EP0150968A1 (en) | Cue signal recording circuit for magnetic recording and reproducing apparatus | |
| EP0104023B1 (en) | Synthetic control track signal producing apparatus and method for video tape machines | |
| EP0119200B1 (en) | Video recording and reproducing apparatus for controlling the transport of the tape | |
| JPH0344397B2 (en) | ||
| KR0115143Y1 (en) | Phase control apparatus of capstan motor | |
| JP3162933B2 (en) | Recording / reproducing apparatus and tape position searching method | |
| EP0337582B1 (en) | Video tape recorder servo system having high speed control track lock capability | |
| US5430583A (en) | Magnetic recording and/or reproducing apparatus | |
| JPH0159662B2 (en) | ||
| JP2894231B2 (en) | Magnetic recording / reproducing device | |
| JPH0640402B2 (en) | Magnetic recording / reproducing device | |
| JPH06295572A (en) | Editing processing method and editing device | |
| JPS5819758A (en) | Phase locking device | |
| KR960000448B1 (en) | Screen reproducing method of vtr system | |
| JPH08263940A (en) | Magnetic recording and reproducing device | |
| JPS6313583B2 (en) |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MKEX | Expiry |