CA2037824A1 - Diversity circuit and frame phase (or sampling timing) estimation circuit using the diversity circuit - Google Patents

Diversity circuit and frame phase (or sampling timing) estimation circuit using the diversity circuit

Info

Publication number
CA2037824A1
CA2037824A1 CA2037824A CA2037824A CA2037824A1 CA 2037824 A1 CA2037824 A1 CA 2037824A1 CA 2037824 A CA2037824 A CA 2037824A CA 2037824 A CA2037824 A CA 2037824A CA 2037824 A1 CA2037824 A1 CA 2037824A1
Authority
CA
Canada
Prior art keywords
circuit
diversity
received signal
cir
estimation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA2037824A
Other languages
French (fr)
Other versions
CA2037824C (en
Inventor
Hiroshi Kubo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Publication of CA2037824A1 publication Critical patent/CA2037824A1/en
Application granted granted Critical
Publication of CA2037824C publication Critical patent/CA2037824C/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/02—Arrangements for detecting or preventing errors in the information received by diversity reception
    • H04L1/06—Arrangements for detecting or preventing errors in the information received by diversity reception using space diversity
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/0202—Channel estimation
    • H04L25/0204—Channel estimation of multiple channels
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/0202—Channel estimation
    • H04L25/0212—Channel estimation of impulse response

Abstract

A diversity circuit is disclosed which includes CIR
estimation circuits, error computers for computing the ratios of the estimated CIR power to the error power between the estimated and actual received signal for respective received signals, a comparator for comparing respective ratios, and a selector for outputting the received signal and the CIR corresponding to the maximum power ratio. A
frame phase (or sampling timing) estimation circuit using the diversity circuit further includes a delay circuit for providing a received signal with different delays, whereby the selector outputs the delayed received signal and the CIR
corresponding to the maximum power ratio.
CA002037824A 1990-03-20 1991-03-08 Diversity circuit and frame phase (or sampling timing) estimation circuit using the diversity circuit Expired - Fee Related CA2037824C (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP7055790 1990-03-20
JP70557/1990 1990-03-20

Publications (2)

Publication Number Publication Date
CA2037824A1 true CA2037824A1 (en) 1991-09-21
CA2037824C CA2037824C (en) 1999-11-09

Family

ID=13434950

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002037824A Expired - Fee Related CA2037824C (en) 1990-03-20 1991-03-08 Diversity circuit and frame phase (or sampling timing) estimation circuit using the diversity circuit

Country Status (5)

Country Link
US (1) US5164964A (en)
EP (1) EP0448069B1 (en)
AU (1) AU634035B2 (en)
CA (1) CA2037824C (en)
DE (1) DE69121611T2 (en)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2683665B2 (en) * 1991-11-27 1997-12-03 日本電気株式会社 Maximum likelihood sequence estimator
JPH07123257B2 (en) * 1992-12-25 1995-12-25 日本電気株式会社 Digital data demodulator
US5349606A (en) * 1992-12-31 1994-09-20 Gte Government Systems Corporation Apparatus for multipath DSSS communications
US5465412A (en) * 1993-05-19 1995-11-07 Motorola, Inc. Apparatus and method for determining a point in time for detecting a sampled signal in a receiver
US5351274A (en) * 1993-08-20 1994-09-27 General Electric Company Post detection selection combining diversity receivers for mobile and indoor radio channels
US5440590A (en) * 1993-11-01 1995-08-08 Motorola, Inc. Method and apparatus for producing a usable signal from received diverse modulated signals
US5687197A (en) * 1995-07-07 1997-11-11 Motorola, Inc. Method and apparatus for detecting data symbols in a diversity communication system
JP3674111B2 (en) * 1995-10-25 2005-07-20 三菱電機株式会社 Data transmission device
US5838739A (en) * 1996-03-29 1998-11-17 Ericsson Inc. Channel estimator circuitry, and associated method, for a digital communication system
FI101659B1 (en) 1996-07-12 1998-07-31 Nokia Mobile Phones Ltd Procedure for estimating the delay and receiver
US5909465A (en) * 1996-12-05 1999-06-01 Ericsson Inc. Method and apparatus for bidirectional demodulation of digitally modulated signals
US6335954B1 (en) 1996-12-27 2002-01-01 Ericsson Inc. Method and apparatus for joint synchronization of multiple receive channels
JP3300252B2 (en) * 1997-04-02 2002-07-08 松下電器産業株式会社 Adaptive transmission diversity apparatus and adaptive transmission diversity method
JP3986209B2 (en) 1998-06-18 2007-10-03 三菱電機株式会社 Bit timing synchronization apparatus and method
WO2000049730A1 (en) 1999-02-16 2000-08-24 Mitsubishi Denki Kabushiki Kaisha Radio communication system, transmitter and receiver
FR2791841B1 (en) * 1999-04-02 2001-05-11 Commissariat Energie Atomique RECEIVER MODULE AND RECEIVER COMPOSED OF SEVERAL CASCADE MOUNTED MODULES
CA2343153C (en) 1999-07-07 2005-04-05 Mitsubishi Denki Kabushiki Kaisha Receiver and an adaptive equalizer method
GB2353181A (en) * 1999-08-10 2001-02-14 Fujitsu Ltd Channel estimation in mobile communications networks
US6717985B1 (en) * 2000-03-08 2004-04-06 Telefonaktiebolaget Lm Ericsson (Publ) Technique for efficiently equalizing a transmission channel in a data transmission system
JP3844951B2 (en) * 2000-09-21 2006-11-15 三菱電機株式会社 Receiver and adaptive equalization processing method

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4935940A (en) * 1967-05-24 1990-06-19 The United States Of America As Represented By The Secretary Of The Army Interference-proof reception of radio signals using frequency hopping techniques
US4217586A (en) * 1977-05-16 1980-08-12 General Electric Company Channel estimating reference signal processor for communication system adaptive antennas
US4519096A (en) * 1979-10-15 1985-05-21 Motorola, Inc. Large dynamic range multiplier for a maximal-ratio diversity combiner
US4715048A (en) * 1986-05-02 1987-12-22 Canadian Patents And Development Limited Frequency offset diversity receiving system
US4733402A (en) * 1987-04-23 1988-03-22 Signatron, Inc. Adaptive filter equalizer systems
US4972423A (en) * 1988-12-30 1990-11-20 Alfano Robert R Method and apparatus for generating ultrashort light pulses
DE69024525T2 (en) * 1989-05-02 1996-05-15 Nec Corp TDMA space diversity receiver
CA2021232C (en) * 1989-07-17 1993-09-21 Hiroyasu Muto Diversity receiving system for use in digital radio communication with means for selecting branch by estimating propagation path property
US5031193A (en) * 1989-11-13 1991-07-09 Motorola, Inc. Method and apparatus for diversity reception of time-dispersed signals

Also Published As

Publication number Publication date
US5164964A (en) 1992-11-17
DE69121611T2 (en) 1997-03-06
CA2037824C (en) 1999-11-09
EP0448069A2 (en) 1991-09-25
EP0448069A3 (en) 1993-05-05
DE69121611D1 (en) 1996-10-02
EP0448069B1 (en) 1996-08-28
AU7288991A (en) 1991-09-26
AU634035B2 (en) 1993-02-11

Similar Documents

Publication Publication Date Title
CA2037824A1 (en) Diversity circuit and frame phase (or sampling timing) estimation circuit using the diversity circuit
CA2073888A1 (en) Signal delay apparatus employing a phase locked loop
CA2015843A1 (en) Space diversity tdma receiver
CA2021688A1 (en) Phase matching circuit
CA2099394A1 (en) Dqpsk delay detection circuit
EP0347983A3 (en) Electronic delay control circuit
WO2001050673A3 (en) Multiple arbiter jitter estimation system
CA2025135A1 (en) Frequency tracking circuit using samples equalized at different sampling instants of same clock period
EP0235303A4 (en) System for adjusting clock phase.
CA2025660A1 (en) Clock jitter suppressing circuit
CA2330012A1 (en) Hub port without jitter transfer
CA2258939A1 (en) Pulse signal output circuit
JPS5640380A (en) Phase adjustement system of chrominance signal
CA2063849A1 (en) Outline enhancing device
JPS53123650A (en) Demodulator circuit
JPS5647139A (en) Optical transmitting signal-break detecting circuit
JPS6436147A (en) Phase synchronizing circuit for communication system
CA2028820A1 (en) Line signal deterioration removing system
CA2028230A1 (en) Arithmetic circuit for calculating and accumulating absolute values of the difference between two numerical values
CA2070811A1 (en) Waveshaping transversal filter and method utilizing the same for data transmission over coaxial cable
CA2097635A1 (en) Real-data fft buffer
EP0667058B1 (en) A method and a device for a changeover of asynchronous clock signals
US4672428A (en) Integrated digital gain control circuit for digital chrominance signals
EP0217328A3 (en) Transversal equalizer
SU1614129A2 (en) Device for detecting signals with two-time relative phase manipulation

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed