CA2044121A1 - Method and means of shortening memory fetch time - Google Patents

Method and means of shortening memory fetch time

Info

Publication number
CA2044121A1
CA2044121A1 CA2044121A CA2044121A CA2044121A1 CA 2044121 A1 CA2044121 A1 CA 2044121A1 CA 2044121 A CA2044121 A CA 2044121A CA 2044121 A CA2044121 A CA 2044121A CA 2044121 A1 CA2044121 A1 CA 2044121A1
Authority
CA
Canada
Prior art keywords
memory
dram
recovery
fetch
sram
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA2044121A
Other languages
French (fr)
Other versions
CA2044121C (en
Inventor
Shiu K. Chan
Joseph H. Datres, Jr.
Tin-Chee Lo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of CA2044121A1 publication Critical patent/CA2044121A1/en
Application granted granted Critical
Publication of CA2044121C publication Critical patent/CA2044121C/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/4076Timing circuits

Abstract

Speeds up computer memory system operations by providing a memory fetch cycle that is shorter than the memory store cycle. To do this, the invention changes the timing of the recovery part of the fetch operation in the semiconductor memory chips of the memory. Each chip has at least one dynamic random access memory array (DRAM) and a small high speed cache memory (SRAM) on the chip. The system memory controller recognizes the fetch or store state of a memory request in generating a DRAM
subrow-address timing signal (RAS) and a cache address timing signal (CAS) for enabling the accessing and addressing of bits in the SRAM and the recovery in the DRAM. The invention controls RAS to start DRAM recovery for a fetch cycle near the start of fetching of data from the SRAMs on the chips, but controls RAS to not start DRAM
recovery for a store cycle until SRAM data storing is done. The clocks on the chips contain circuits that enable fetching of data from the SRAMs during DRAM
recovery, but that prevent DRAM recovery from starting until data storing in the SRAMs is complete.
CA002044121A 1990-07-18 1991-06-07 Method and means of shortening memory fetch time Expired - Fee Related CA2044121C (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US07/555,960 US5359722A (en) 1990-07-23 1990-07-23 Method for shortening memory fetch time relative to memory store time and controlling recovery in a DRAM
US555,960 1990-07-23

Publications (2)

Publication Number Publication Date
CA2044121A1 true CA2044121A1 (en) 1992-01-19
CA2044121C CA2044121C (en) 1996-04-16

Family

ID=24219315

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002044121A Expired - Fee Related CA2044121C (en) 1990-07-18 1991-06-07 Method and means of shortening memory fetch time

Country Status (9)

Country Link
US (1) US5359722A (en)
EP (1) EP0468141B1 (en)
JP (1) JP2726578B2 (en)
KR (1) KR950014552B1 (en)
AT (1) ATE191295T1 (en)
BR (1) BR9102966A (en)
CA (1) CA2044121C (en)
DE (1) DE69132077T2 (en)
ES (1) ES2143975T3 (en)

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5226147A (en) 1987-11-06 1993-07-06 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory device for simple cache system
EP0895162A3 (en) 1992-01-22 1999-11-10 Enhanced Memory Systems, Inc. Enhanced dram with embedded registers
JPH08500687A (en) * 1992-08-10 1996-01-23 モノリシック・システム・テクノロジー・インコーポレイテッド Fault-tolerant high speed bus devices and interfaces for wafer scale integration
US5651130A (en) * 1993-03-22 1997-07-22 Compaq Computer Corporation Memory controller that dynamically predicts page misses
US6003120A (en) * 1993-12-30 1999-12-14 Intel Corporation Method and apparatus for performing variable length processor write cycles
JPH0916470A (en) 1995-07-03 1997-01-17 Mitsubishi Electric Corp Semiconductor storage device
US5898856A (en) * 1995-09-15 1999-04-27 Intel Corporation Method and apparatus for automatically detecting a selected cache type
KR100225947B1 (en) * 1996-06-27 1999-10-15 김영환 Write recovery securing circuit
US5892981A (en) * 1996-10-10 1999-04-06 Hewlett-Packard Company Memory system and device
US6167486A (en) 1996-11-18 2000-12-26 Nec Electronics, Inc. Parallel access virtual channel memory system with cacheable channels
US5987577A (en) * 1997-04-24 1999-11-16 International Business Machines Dual word enable method and apparatus for memory arrays
US6263448B1 (en) * 1997-10-10 2001-07-17 Rambus Inc. Power control system for synchronous memory device
US6154821A (en) * 1998-03-10 2000-11-28 Rambus Inc. Method and apparatus for initializing dynamic random access memory (DRAM) devices by levelizing a read domain
US5963481A (en) * 1998-06-30 1999-10-05 Enhanced Memory Systems, Inc. Embedded enhanced DRAM, and associated method
US6330636B1 (en) 1999-01-29 2001-12-11 Enhanced Memory Systems, Inc. Double data rate synchronous dynamic random access memory device incorporating a static RAM cache per memory bank
US6708254B2 (en) 1999-11-10 2004-03-16 Nec Electronics America, Inc. Parallel access virtual channel memory system
US6862654B1 (en) * 2000-08-17 2005-03-01 Micron Technology, Inc. Method and system for using dynamic random access memory as cache memory
US6779076B1 (en) * 2000-10-05 2004-08-17 Micron Technology, Inc. Method and system for using dynamic random access memory as cache memory
DE10206689B4 (en) * 2002-02-18 2004-03-18 Infineon Technologies Ag Integrated memory and method for operating an integrated memory
JP4820795B2 (en) * 2007-10-04 2011-11-24 パナソニック株式会社 Semiconductor memory device
CN101667158B (en) * 2009-09-15 2015-07-01 威盛电子股份有限公司 High speed cache system for stream context
US10386875B2 (en) * 2017-04-27 2019-08-20 Pixart Imaging Inc. Bandgap reference circuit and sensor chip using the same
US11614770B2 (en) * 2020-09-16 2023-03-28 Gowin Semiconductor Corporation Methods and apparatus for organizing a programmable semiconductor device into multiple clock regions

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3740723A (en) * 1970-12-28 1973-06-19 Ibm Integral hierarchical binary storage element
US4586131A (en) * 1982-02-22 1986-04-29 Texas Instruments Incorporated Microcomputer having data move circuits for within-memory shift of data words
US4491910A (en) * 1982-02-22 1985-01-01 Texas Instruments Incorporated Microcomputer having data shift within memory
US4577293A (en) * 1984-06-01 1986-03-18 International Business Machines Corporation Distributed, on-chip cache
US4725945A (en) * 1984-09-18 1988-02-16 International Business Machines Corp. Distributed cache in dynamic rams
US4641276A (en) * 1984-10-22 1987-02-03 General Electric Company Serial-parallel data transfer system for VLSI data paths
US4667313A (en) * 1985-01-22 1987-05-19 Texas Instruments Incorporated Serially accessed semiconductor memory with tapped shift register
US4860192A (en) * 1985-02-22 1989-08-22 Intergraph Corporation Quadword boundary cache system
US4731758A (en) * 1985-06-21 1988-03-15 Advanced Micro Devices, Inc. Dual array memory with inter-array bi-directional data transfer
JPS6238590A (en) * 1985-08-13 1987-02-19 Fujitsu Ltd Semiconductor memory device
JPS62194563A (en) * 1986-02-21 1987-08-27 Hitachi Ltd Buffer storage device
JPS63180153A (en) * 1987-01-21 1988-07-25 Hitachi Ltd Line-back control system for cache memory
JPS63271555A (en) * 1987-04-28 1988-11-09 Nec Corp Storage control system
JP2708161B2 (en) * 1987-12-17 1998-02-04 三菱電機株式会社 Semiconductor memory device and write / read control method for semiconductor memory device
US5019965A (en) * 1989-02-03 1991-05-28 Digital Equipment Corporation Method and apparatus for increasing the data storage rate of a computer system having a predefined data path width
US5058116A (en) * 1989-09-19 1991-10-15 International Business Machines Corporation Pipelined error checking and correction for cache memories
US5031141A (en) * 1990-04-06 1991-07-09 Intel Corporation Apparatus for generating self-timing for on-chip cache

Also Published As

Publication number Publication date
DE69132077D1 (en) 2000-05-04
ATE191295T1 (en) 2000-04-15
EP0468141A3 (en) 1992-09-30
EP0468141B1 (en) 2000-03-29
ES2143975T3 (en) 2000-06-01
KR950014552B1 (en) 1995-12-05
DE69132077T2 (en) 2000-10-05
JP2726578B2 (en) 1998-03-11
BR9102966A (en) 1992-02-11
US5359722A (en) 1994-10-25
EP0468141A2 (en) 1992-01-29
CA2044121C (en) 1996-04-16
KR920003161A (en) 1992-02-29
JPH04229484A (en) 1992-08-18

Similar Documents

Publication Publication Date Title
CA2044121A1 (en) Method and means of shortening memory fetch time
US5111386A (en) Cache contained type semiconductor memory device and operating method therefor
US6046953A (en) Decoded autorefresh mode in a DRAM
CA2011518A1 (en) Distributed cache dram chip and control method
JPS6334652A (en) Access method and system for computer memory
US5715203A (en) Semiconductor memory device and automatic bit line precharge method therefor
MY104737A (en) Apparatus and method for accessing data stored in a page mode memory.
KR930023842A (en) Bus Architecture for Integrated Data and Video Memory
KR970062914A (en) High Density SIMM or DIMM by Address Remapping
KR100254752B1 (en) Synchronous srams having logic for memory expansion
US5583823A (en) Dram refresh circuit
US20020001894A1 (en) Semiconductor memory device for reducing power consumption during refresh
US6373769B1 (en) Decoded autofresh mode in a DRAM
US6157990A (en) Independent chip select for SRAM and DRAM in a multi-port RAM
EP0607668B1 (en) Electronic memory system and method
US5771369A (en) Memory row redrive
US6138214A (en) Synchronous dynamic random access memory architecture for sequential burst mode
US6073203A (en) Method for the continuous readout of a data sequence from a memory
US6094397A (en) Method and apparatus for addressing multi-bank memory
US6249840B1 (en) Multi-bank ESDRAM with cross-coupled SRAM cache registers
KR19980040799A (en) Automatic precharge signal generation circuit of semiconductor memory device
US6400640B2 (en) Method for memory addressing
KR940008182B1 (en) D-ram access device
KR0161471B1 (en) Page mode method for dram
JPH05282859A (en) Memory integrated circuit

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed