CA2089219A1 - Method for determining a frequency/time profile of hits, and device for carrying out the method - Google Patents
Method for determining a frequency/time profile of hits, and device for carrying out the methodInfo
- Publication number
- CA2089219A1 CA2089219A1 CA002089219A CA2089219A CA2089219A1 CA 2089219 A1 CA2089219 A1 CA 2089219A1 CA 002089219 A CA002089219 A CA 002089219A CA 2089219 A CA2089219 A CA 2089219A CA 2089219 A1 CA2089219 A1 CA 2089219A1
- Authority
- CA
- Canada
- Prior art keywords
- hit
- input
- hits
- time
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R23/00—Arrangements for measuring frequencies; Arrangements for analysing frequency spectra
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01K—MEASURING TEMPERATURE; MEASURING QUANTITY OF HEAT; THERMALLY-SENSITIVE ELEMENTS NOT OTHERWISE PROVIDED FOR
- G01K3/00—Thermometers giving results other than momentary value of temperature
- G01K3/08—Thermometers giving results other than momentary value of temperature giving differences of values; giving differentiated values
- G01K3/14—Thermometers giving results other than momentary value of temperature giving differences of values; giving differentiated values in respect of space
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01D—MEASURING NOT SPECIALLY ADAPTED FOR A SPECIFIC VARIABLE; ARRANGEMENTS FOR MEASURING TWO OR MORE VARIABLES NOT COVERED IN A SINGLE OTHER SUBCLASS; TARIFF METERING APPARATUS; MEASURING OR TESTING NOT OTHERWISE PROVIDED FOR
- G01D1/00—Measuring arrangements giving results other than momentary value of variable, of general application
- G01D1/14—Measuring arrangements giving results other than momentary value of variable, of general application giving a distribution function of a value, i.e. number of times the value comes within specified ranges of amplitude
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01K—MEASURING TEMPERATURE; MEASURING QUANTITY OF HEAT; THERMALLY-SENSITIVE ELEMENTS NOT OTHERWISE PROVIDED FOR
- G01K11/00—Measuring temperature based upon physical or chemical changes not covered by groups G01K3/00, G01K5/00, G01K7/00 or G01K9/00
- G01K11/12—Measuring temperature based upon physical or chemical changes not covered by groups G01K3/00, G01K5/00, G01K7/00 or G01K9/00 using changes in colour, translucency or reflectance
Abstract
ABSTRACT OF THE DISCLOSURE
In a method for determining a frequency/time profile of hit sequences and the corresponding device, a measuring window is opened after an external starting signal has been locked. As long as the measuring window is open, the clock periods are counted. If a hit occurs, it is marked with the number of clock periods elapsed up until it occurs, the so-called time mark.
The number of hits with this specific time mark determined hitherto is implemented by one. Repeated opening of the measuring window results in a frequency/time profile of the hit sequences due to the fact that, for each value of the time mark, the number of correspondingly marked hits is added together.
The hit detection, the hit analysis and the final hit processing all occur in real time for each individual hit in a single measuring step, i.e. the processing of a hit sequence is already concluded immediately after a measuring cycle has elapsed. The number of processable hits per measuring cycle or, respectively, the temporal resolution between two successive hits is exclusively restricted by the time duration between detection and final processing of the individual hits.
In a method for determining a frequency/time profile of hit sequences and the corresponding device, a measuring window is opened after an external starting signal has been locked. As long as the measuring window is open, the clock periods are counted. If a hit occurs, it is marked with the number of clock periods elapsed up until it occurs, the so-called time mark.
The number of hits with this specific time mark determined hitherto is implemented by one. Repeated opening of the measuring window results in a frequency/time profile of the hit sequences due to the fact that, for each value of the time mark, the number of correspondingly marked hits is added together.
The hit detection, the hit analysis and the final hit processing all occur in real time for each individual hit in a single measuring step, i.e. the processing of a hit sequence is already concluded immediately after a measuring cycle has elapsed. The number of processable hits per measuring cycle or, respectively, the temporal resolution between two successive hits is exclusively restricted by the time duration between detection and final processing of the individual hits.
Description
2 ~
TITLE OF THE_INVENTION
Method for determining a frequency/time profile of hits, and device for carrying out the method BACKGROUND OF THE INVENTION
Field of the Invention The invention relates to a method for determining a frequency/time profile of hits, and a device for carrying out the method.
In particular, the method and the corresponding device are used in the analysis of the measurement signal of a distributed optical temperature sensor.
A device for carrying out the method according to the pre~hle of Claim 1 is sold by the firm LeCroy under the name "1879 PIPELINE MULTI~IT TIME-TO-DIGITAL
CONVERTE~" (see LeCroy Corporation, Research System Division: ~1992 Research Instrumentation Catalog~, page 51-53).
D~ cussion of Background In distributed optical temperature sensors, a short laser pulse is injected into a multi-mode fiber.
From the intensity of the backscattered Raman light as a function of time after the laser pulse, the local temperature distribution in the fiber can be inferred.
Because the Raman light is very weak, a large number of such single measurementc (measurement cycles) must be averaged.
In addition to analog methods, the so-called photon counting is also suitable for the time-dependent detection of the Raman light. In this method, the time of arrival of a single backscattered photon in a preselected time window (measurement window) is usually determined. using such a single-photon method, a very good time resolution i9 achieved (and thus also a good spatial resolution in the temperature measurement.
However, because only one photon from the backscattered volume of light is utilized in a measuring cycle and because the processing of the hit still takes a certain 2~8~21~
time after the time window ha~ elapsed, the measuring time necessary for good averaging of the signal is very long. The measuring time can be shortened by not only a single but the largest possible number of photon hits being processed within one time window.
This requirement is met, for example the above-mentioned multihit time-to-digital converter which i~
sold by LeCroy. In the text which follows, a hit is understood to be the rising or falling edge of a 1~ digital signal. Photons can be converted into such signals in a special detection circuit.
The central element of the said 187~ PIPELIN~
MULTIHIT TIME-TO-DIGITAL CONVERTER is a fast shift regiYter. During a measuring cycle~ the shift register is filled in such a manner that its content, a series of digital "1" and "0", corresponds to the occurrence in time of the hits to be measured. In the shift register, the time interval, measured from the start of the measuring cycle to the occurrence of a hit, is converted into a binary number. A stop signal ends the measuring cycle. Subsequently, a decision can be made during a pause between measurements where a hit is to be taken into consideration or not. After this pause between measurements, the hits are time coded and read into a memory from where they can be subsequently read out for final processing.
In the measuring instrument mentioned, hit detection, hit analysi~ and final hit processing take place in succession. First all hits are detected. Only then are all hits analyzed and provided for final processing. The measuring time i8 long and is 412 ~s +
approx. 50 ns per hit in this instrument. A new measuring cycle can only be ~tarted after the pau3e between measurement~ ha~ elapsed. The final processing, i.e. the determination of the frequency/time profile, does not occur during the measurement but only thereafter.
2~8~219 SUMMARY OF THE INVENTION
Accordingly, one object of the invention is to provide a novel method for determining a frequency/time profile of hit sequences in a measuring window (time window) and a device for carrying out the method a) which can process several hits during one measuring cycle, b) in which the processing time, however, should be as short as possible and, in particular, should not exceed the duration of the measuring window so that the frequency/tLme profile can be determined in real time without processing-related pauses between measurements.
In the method according to the invention for determining a frequency/time profile of hits, in which a) the occurrence in time of several different hits within a measuring window is detected, and b) the frequency o~ the occurrence in time of the hits during a particular number of measuring cycles is determined, thi~ object is achieved by the fact that, c) both the hit detection and the hit analysis and the final hit processing occur in real time, d) the number of processable hits per measuring cycle only being limited by the time duration between detection and final processing of the single hits;
e) after the locking of an external starting pulse with the system clock, f) a measuring window i3 opened, and g) the number of clock periodR which have passed since the opening of the measuring window i8 counted;
h) a hit occurring is locked to the system clock, and i) iR marked with the number of clock periode passed since the opening of the measuring window, the so-called time mark; andk) the number of hits with this specific time mark determined hitherto i5 incremented by one, 1) a frequency/time profile of the hit sequences being produced by repeated opening of the measuring window 2~8~2~(3 due to the fact that the number of correspondingly marked hits i8 counted together for each value of the time mark.
An advantage of the method according to the invention consists in that both hit detection and hit analysis and final hit processing occur in real time, that is to say during the measurement and not after the measurement as in ~he said device hy LeCroy. As a result, the pauses between measuxements due to the processing can be omitted and the total measuring time is considerably shortened.
Furthermore, a device for carrying out the method mentioned above is specified, the device being characterized by a) a control unit which preferably comprises a personal computer (PC), for controlling the method, b) a multiple time interval analyzer (MTIA) for detection, analysis and processing of the h~t sequences and c) a PC interface between the MTIA and the PC which, on the one hand, adapts the signals coming from the PC to the form required by the MTIA and, on the other hand, adapts the signals coming from the MTIA to the form required by the PC, the MTIA comprising the following:
d) two inputs, one of which is a hit input and the other one i~ a starting pulse input;
e) a clock generator which generates a digital system clock;
f) a starting pulse synchronization circuit, the first input of which is connected to the starting pulse input, and the second input of which is connected to the output of the clock generator, and which locks the starting pulse present at the starting pulse input to the sy tem clock;
g) a start/stop logic, the first input of which is connected to the output of the starting pulse synchronization circuit, and the second input of which is connected to the system clock, and which controls the opening and closing of the measuring window;
208~21~
h) a time mark counter, the first input of which i8 connected to the system clock, and the second input of which i8 connected to the output of the start/stop logic, and which counts the pulses of the system clock for as long as the output of the start/stop logic i8 active;
i) a hit synchronization circuit, the first input of which is connected to the hit input, and the second input of which i5 connected to the output of the clock generator, and which locks the hit signal present at the hit input to the system clock;
k) an AND gate, the first input of which is connected to the output of the hit synchronization circuit, and the second input of which i~ connected to the output of the start/stop logic, and which logically ANDs the two inputs;
1) a time mark regi~ter, the load input of which is connected to the output of the AND gate, and the data input of which is connected to the output of the time mark counter, and which, following an active edge of the signal present at its load input, reads in the value present at the output of the time mark counter;
m) a histogram memory, the addres~ input of which is connected to the output of the time mark register, and which delivers the content of the storage location addre~sed by the address input to its data output;
n) a plus one counter, the data input of which i5 connected to the data output of the histogram memory, and which increments the value present at its data input by one and writes thi~ value via its data output to the storage location of the histogram memory addre~sed by the address output of the time mark register;
o) a hit control logic which controls steps d-n; and p) a control logic which controls the data and address flow from and to the PC inte~face.
In the device according to the invention, the storage location allocated to a hit is incremented during the measurement. Thus, the formation of the 20~219 hi~togram (final procesging) takes place during the meaRurement.
It i~ thus the core of the invention to specify a method for determining a frequency/time profile of : 5 hits and a corresponding device, in which method both the hit detection and the hit analysis and the final hit processing occur in real time during the measurement.
The arrangement according to the invention is especially distinguished by the fact that the entire processing of a sequence of several hits including the storage occurs in real time and does not Pxceed the duration of the mea~uring window. This drastically reduce~ the total measuring time~
Naturally, the application of the method according to the invention and of the corresponding device i5 not restricted to distrihuted temperature sensor but can be used wherever frequency/time profiles of hits must be measured.
Further advantageous embodiments are obtained from all the dependent claims.
BRIEF DESCRIPTION OF THE DRAWINGS
A more complete appreciation of the invention and many of the attendant advantages thereof will be readily obtained as the same becomes better understood by re~erence to the following detailed description when considered in connection with the accompanying drawings, wherein:
Figure 1 shows a block diagram of a device according to the invention, Figure 2 show~ a timing diagram of the method according to the invention, and Figure 3 shows an application of the device according to the invention for increa3ing the temporal resolution.
208921~
DESCRIPTION OF THE PREFERR~D EM~ODIMENTS
Referring now to the drawinq~, wherein like reference numerals designate identical or corresponding parts throughout the several views, a measuring window is opened after the locking of an external starting signal in the method according to the invention. As long as the measuring window is open, the clock periods are counted. If a hit occur~, it is marked with the number of clock periods elapsed up to its occurrence, the so-called time mark. The number of hits with this ~pecific time mark hitherto determined i~ incremented by one. Repeated opening of the measuring window results in a frequency/time profile of the hit sequences due to the fact that the number of corxespondingly marked hits is added together for each value of the time mark.
Both the hit detection and the hit analysis and the final hit processing take place in a single step for each individual hit and not only after the detection of all hits has been concluded. In other words, the three steps are executed in real time.
The n~mber of processable hits per measuring cycle, or the temporal resolution between two successive hit~, the so-called pulse pair resolution, is exclusively restricted by the time duration between detection and final processing of a single hit.
In a preferred embodLment of the method according to the invention, there is the possibility of opening the mea~uring window only after a certain delay time has elapsed. Thus, it is pos~ible to compensate for example for any transient times in a detection unit which are normally not zero.
Figures 1 and 2 will now be used for explaining the relationship between the method according to the invention explained above and the device according to the invention. The device according to the invention comprise~ a control unit, preferably a personal computer (PC) which is connected to a multiple time 2~89219 interval analyzer (13) via a PC interface (11). The multiple time interval analyzer (13) will be called MTIA for short in the text which follows. Capital letters will designate signals in the text which follow~ whilst normally written designations stand for the corre ponding function blocks.
The MTIA (13) has two inputs, a starting pulse input (21) and a hit input (20). Both are in each case connected to a synchronization circuit (1, 5). The starting pulse input (21) to the starting pulse synchronization (1), the hit input (20) to the hit synchronization (5). In these two synchronization circuits (1, 5), the asynchronous signal~ STARTING
PULSE and ~IT are locked to ~he system clock (22). The system clock (22) is generated in the clock generator (4) and provides the clock for the MTIA (13). All control and timing task~ are controlled in the manner known by the person skilled in the art by the hit controller (10) and do not require any further explanation. The same applies to the communication between the PC interface (11) and the MTIA ~13) which is controlled in the manner usual in the field by the control logic (9).
If then a starting p~llse is applied for the input (21) of the starting pulse synchronization circuit (1), the start/stop logic (2) causes the mea~uring window, xepresented by the corresponding control signal (MEASURING WINDOW, 24), to be opened aft2r a delay where applicable. MEASURING WINDOW (24) is also connected to the tLme mark counter (3). The latter begins to count the number of clock periods as long as MEASURING WINDOW (24) i8 active. If then a hit occurs at the hit input (20), the signal i8 locked (25) to the system clock (22) and logically ANDed with the MEASURING WINDOW (24~ in the AND gate (12). Thus, the output of the AND gate (12) is only "1" as long as both MEASURING WINDOW (24) and ~IT (25) are "1". This ANDed signal can be used as load instruction for the time mark register (6). The time mark register (6) reads in 208~21~
g the current time mark count as soon as "1" occurs at it~ load input.
The output of the time mark register (6) is connected to the address input of the histogram memory (7) and thus addresses the storage location which corresponds to the time mark regi~ter content, i.e. the number of elapsed clock periods. The value which is stored at this storage location is then read out and forwarded to the plus one counter (8). This adds one to the value present at its input and forwards this value incremented by one to the data input of the histogram memory (7). This new value is written back to the same location since, of courser the addre~ is still present in the time mark register (6). During the process explained above, any further hits are ignored since otherwise the address of the histogram memory (7) would be changed. Thi~ temporary inhibit is provided by the -hit controller (10). -As long as the measuring window is open, the storage locations which were addressed by the hit-specific number of clock periods are incremented by one. Thus a frequency/time profile is obtained by repeated opening and closing of the measuring window.
The MTIA (13) is connected to the PC via a PC
interface ~11). From the PC, the system can be programmed and controlled. The PC interface (11) converts the data coming from the PC into data, addresses and instructions for the MTIA (13).
Similarly, the signals are also brought into a form readable by the PC in the PC interface (11) by the MTIA
(13). Communication with the PC interface (11) takes place from the MTIA (13) via the control buses or CONTROL IN (30) and CONTROL OUT (31) and the data buses DATA IN (28) and DATA OUT (29) and the addres~ bus (27). The two control buses (30, 31~ are connected to the control logic (9). The data bus DATA IN (28) is connected to the output of the plus one counter (8) and the data input of the histogram memory (7). The data output of the hi~togram memory (7) is connected to the 2~89~
PC interface (11) via the data bus DATA OUT (29). The address bus (27) connects the output of the time mark register (6) and the address input of the histogram memory (7) to the PC interface.
Figure 2 shows the variation with time of the method according to the invention and, respectively, the timing diagram of the device according to the invention.
After a particular delay time (41), if appropriate, the measuring window (24) is opened following a starting pulse (23). This time is used as time reference (43). At the same time, the time mark counter (3) begins to count the time mark~ (38). The time marks run from 0 to 1023. If, for example, a hit (39) occurs during the first clock period, this is locked (i.e. detected) and marked by the number ~'1"
(i.e. analyzed).
This locked and marked hit is then finally processed during the processing time (44) as explained. During this time (44), no other hits are accepted temporarily.
The exact same steps occur in a case of the hits with time mark "i" or "1019". At the end of ~ime mark 1023 (38), the measuring window (24) is closed. Between the opening and the closing of the measuring window, the time t42) has elapsed. Immediately after the closing of the measuring window (24), the window can be opened again by ano~her starting pulse (23). This repeated opening and closing of the measuring window (24) with the period (40) finally provides the desired frequency/time profile.
In a first preferred embodiment of the device according to the invention, the time mark counter (3) comprise~ a (K+1)-bit binary counter. After the opening of the measuring window, it counts from 0 to 2K-l. The (K+l)th bit (19) is connected to the start/stop logic (2) and, as control bit, is used for closing the measuring window at the end of the last, i.e. (2K-l)th clock period. The time mark register (6) corre~pondingly comprises a K-bit register. The 20~9219 histogram memory (7) correspondingly compri~es a (2 K x D) RAM and the plus one counter (8) compri~es a binary D-bit counter which can be loaded in parallel, D
designating the word length of the data.
In a second preferred embodiment of the device according to the invention, the time mark register (6) exists several times. As a result, new hits can be detected whilst the last hit i~ being processed. If the multiple time mark register consists of R individual K-bit registers~ hit sequences consisting of a maximum of R new hits can be detected during the hit processing.
The temporal resolution of two hits, which is only lLmited by the processing time of one hit, can be lowered by this special embodiment of the time mark register (6).
In a third preferred embodiment of the device according to the invention, several MTIAs (13a-d) are used in parallel. They are clocked with deferred system clocks. A preceding hit distribution unit (14) distributes the hits (25a-d) to the MTIA~ (13a-d). Such an arrangement can be used for increasing the temporal resolution of the entire system. Connecting four MTIAs in parallel, for example, corresponds to quartering the system clocks and thus to a temporal resolution which is four times higher.
The advantages of the method according to the invention and of the corresponding device will be demonstrated by means of a numerical example.
In an implemented version, the hit processing, i.e. the addressing of the memory, the reading-out, increment~tion and reloading of the memory takes a maximum of 44 ns. The pulse pair resolution is thus also 44 ns. If the system i8 clocked with a 250 MHz clock, a temporal resolution of 4 ns is obtained. Thus, the measuring window is open for (21~)x4 ns = 4 15 with a 10-bit time mark register. Thus, 90 hits can be detected, analyzed and processed during the total processing time of 4 ls. If the system is expanded by the variant3 explained a~ preferred e~bodiments, both 20~ ~,21 9 the proce~sing time of 44 n~ and the temporal resolution of 4 ns are reduced and thus the number of processable hits is also increased. Additional expansions are achieved by increasing the number of channels X or the word length D.
Overall, the method according to the invention and the corresponding device thus exhibit a much shorter processing time. The system can be eaRily expandad. At the same time, the temporal resolution and the pulse pair resolution can be improved whilst at the same time reducing the processing time.
Obviously, numerou~ modifications and variations of the present invention are possible in light of the above teaching~. It i8 therefore to be understood that within the scope of the appended claims, the invention may be practised otherwise than as specifically described herein.
TITLE OF THE_INVENTION
Method for determining a frequency/time profile of hits, and device for carrying out the method BACKGROUND OF THE INVENTION
Field of the Invention The invention relates to a method for determining a frequency/time profile of hits, and a device for carrying out the method.
In particular, the method and the corresponding device are used in the analysis of the measurement signal of a distributed optical temperature sensor.
A device for carrying out the method according to the pre~hle of Claim 1 is sold by the firm LeCroy under the name "1879 PIPELINE MULTI~IT TIME-TO-DIGITAL
CONVERTE~" (see LeCroy Corporation, Research System Division: ~1992 Research Instrumentation Catalog~, page 51-53).
D~ cussion of Background In distributed optical temperature sensors, a short laser pulse is injected into a multi-mode fiber.
From the intensity of the backscattered Raman light as a function of time after the laser pulse, the local temperature distribution in the fiber can be inferred.
Because the Raman light is very weak, a large number of such single measurementc (measurement cycles) must be averaged.
In addition to analog methods, the so-called photon counting is also suitable for the time-dependent detection of the Raman light. In this method, the time of arrival of a single backscattered photon in a preselected time window (measurement window) is usually determined. using such a single-photon method, a very good time resolution i9 achieved (and thus also a good spatial resolution in the temperature measurement.
However, because only one photon from the backscattered volume of light is utilized in a measuring cycle and because the processing of the hit still takes a certain 2~8~21~
time after the time window ha~ elapsed, the measuring time necessary for good averaging of the signal is very long. The measuring time can be shortened by not only a single but the largest possible number of photon hits being processed within one time window.
This requirement is met, for example the above-mentioned multihit time-to-digital converter which i~
sold by LeCroy. In the text which follows, a hit is understood to be the rising or falling edge of a 1~ digital signal. Photons can be converted into such signals in a special detection circuit.
The central element of the said 187~ PIPELIN~
MULTIHIT TIME-TO-DIGITAL CONVERTER is a fast shift regiYter. During a measuring cycle~ the shift register is filled in such a manner that its content, a series of digital "1" and "0", corresponds to the occurrence in time of the hits to be measured. In the shift register, the time interval, measured from the start of the measuring cycle to the occurrence of a hit, is converted into a binary number. A stop signal ends the measuring cycle. Subsequently, a decision can be made during a pause between measurements where a hit is to be taken into consideration or not. After this pause between measurements, the hits are time coded and read into a memory from where they can be subsequently read out for final processing.
In the measuring instrument mentioned, hit detection, hit analysi~ and final hit processing take place in succession. First all hits are detected. Only then are all hits analyzed and provided for final processing. The measuring time i8 long and is 412 ~s +
approx. 50 ns per hit in this instrument. A new measuring cycle can only be ~tarted after the pau3e between measurement~ ha~ elapsed. The final processing, i.e. the determination of the frequency/time profile, does not occur during the measurement but only thereafter.
2~8~219 SUMMARY OF THE INVENTION
Accordingly, one object of the invention is to provide a novel method for determining a frequency/time profile of hit sequences in a measuring window (time window) and a device for carrying out the method a) which can process several hits during one measuring cycle, b) in which the processing time, however, should be as short as possible and, in particular, should not exceed the duration of the measuring window so that the frequency/tLme profile can be determined in real time without processing-related pauses between measurements.
In the method according to the invention for determining a frequency/time profile of hits, in which a) the occurrence in time of several different hits within a measuring window is detected, and b) the frequency o~ the occurrence in time of the hits during a particular number of measuring cycles is determined, thi~ object is achieved by the fact that, c) both the hit detection and the hit analysis and the final hit processing occur in real time, d) the number of processable hits per measuring cycle only being limited by the time duration between detection and final processing of the single hits;
e) after the locking of an external starting pulse with the system clock, f) a measuring window i3 opened, and g) the number of clock periodR which have passed since the opening of the measuring window i8 counted;
h) a hit occurring is locked to the system clock, and i) iR marked with the number of clock periode passed since the opening of the measuring window, the so-called time mark; andk) the number of hits with this specific time mark determined hitherto i5 incremented by one, 1) a frequency/time profile of the hit sequences being produced by repeated opening of the measuring window 2~8~2~(3 due to the fact that the number of correspondingly marked hits i8 counted together for each value of the time mark.
An advantage of the method according to the invention consists in that both hit detection and hit analysis and final hit processing occur in real time, that is to say during the measurement and not after the measurement as in ~he said device hy LeCroy. As a result, the pauses between measuxements due to the processing can be omitted and the total measuring time is considerably shortened.
Furthermore, a device for carrying out the method mentioned above is specified, the device being characterized by a) a control unit which preferably comprises a personal computer (PC), for controlling the method, b) a multiple time interval analyzer (MTIA) for detection, analysis and processing of the h~t sequences and c) a PC interface between the MTIA and the PC which, on the one hand, adapts the signals coming from the PC to the form required by the MTIA and, on the other hand, adapts the signals coming from the MTIA to the form required by the PC, the MTIA comprising the following:
d) two inputs, one of which is a hit input and the other one i~ a starting pulse input;
e) a clock generator which generates a digital system clock;
f) a starting pulse synchronization circuit, the first input of which is connected to the starting pulse input, and the second input of which is connected to the output of the clock generator, and which locks the starting pulse present at the starting pulse input to the sy tem clock;
g) a start/stop logic, the first input of which is connected to the output of the starting pulse synchronization circuit, and the second input of which is connected to the system clock, and which controls the opening and closing of the measuring window;
208~21~
h) a time mark counter, the first input of which i8 connected to the system clock, and the second input of which i8 connected to the output of the start/stop logic, and which counts the pulses of the system clock for as long as the output of the start/stop logic i8 active;
i) a hit synchronization circuit, the first input of which is connected to the hit input, and the second input of which i5 connected to the output of the clock generator, and which locks the hit signal present at the hit input to the system clock;
k) an AND gate, the first input of which is connected to the output of the hit synchronization circuit, and the second input of which i~ connected to the output of the start/stop logic, and which logically ANDs the two inputs;
1) a time mark regi~ter, the load input of which is connected to the output of the AND gate, and the data input of which is connected to the output of the time mark counter, and which, following an active edge of the signal present at its load input, reads in the value present at the output of the time mark counter;
m) a histogram memory, the addres~ input of which is connected to the output of the time mark register, and which delivers the content of the storage location addre~sed by the address input to its data output;
n) a plus one counter, the data input of which i5 connected to the data output of the histogram memory, and which increments the value present at its data input by one and writes thi~ value via its data output to the storage location of the histogram memory addre~sed by the address output of the time mark register;
o) a hit control logic which controls steps d-n; and p) a control logic which controls the data and address flow from and to the PC inte~face.
In the device according to the invention, the storage location allocated to a hit is incremented during the measurement. Thus, the formation of the 20~219 hi~togram (final procesging) takes place during the meaRurement.
It i~ thus the core of the invention to specify a method for determining a frequency/time profile of : 5 hits and a corresponding device, in which method both the hit detection and the hit analysis and the final hit processing occur in real time during the measurement.
The arrangement according to the invention is especially distinguished by the fact that the entire processing of a sequence of several hits including the storage occurs in real time and does not Pxceed the duration of the mea~uring window. This drastically reduce~ the total measuring time~
Naturally, the application of the method according to the invention and of the corresponding device i5 not restricted to distrihuted temperature sensor but can be used wherever frequency/time profiles of hits must be measured.
Further advantageous embodiments are obtained from all the dependent claims.
BRIEF DESCRIPTION OF THE DRAWINGS
A more complete appreciation of the invention and many of the attendant advantages thereof will be readily obtained as the same becomes better understood by re~erence to the following detailed description when considered in connection with the accompanying drawings, wherein:
Figure 1 shows a block diagram of a device according to the invention, Figure 2 show~ a timing diagram of the method according to the invention, and Figure 3 shows an application of the device according to the invention for increa3ing the temporal resolution.
208921~
DESCRIPTION OF THE PREFERR~D EM~ODIMENTS
Referring now to the drawinq~, wherein like reference numerals designate identical or corresponding parts throughout the several views, a measuring window is opened after the locking of an external starting signal in the method according to the invention. As long as the measuring window is open, the clock periods are counted. If a hit occur~, it is marked with the number of clock periods elapsed up to its occurrence, the so-called time mark. The number of hits with this ~pecific time mark hitherto determined i~ incremented by one. Repeated opening of the measuring window results in a frequency/time profile of the hit sequences due to the fact that the number of corxespondingly marked hits is added together for each value of the time mark.
Both the hit detection and the hit analysis and the final hit processing take place in a single step for each individual hit and not only after the detection of all hits has been concluded. In other words, the three steps are executed in real time.
The n~mber of processable hits per measuring cycle, or the temporal resolution between two successive hit~, the so-called pulse pair resolution, is exclusively restricted by the time duration between detection and final processing of a single hit.
In a preferred embodLment of the method according to the invention, there is the possibility of opening the mea~uring window only after a certain delay time has elapsed. Thus, it is pos~ible to compensate for example for any transient times in a detection unit which are normally not zero.
Figures 1 and 2 will now be used for explaining the relationship between the method according to the invention explained above and the device according to the invention. The device according to the invention comprise~ a control unit, preferably a personal computer (PC) which is connected to a multiple time 2~89219 interval analyzer (13) via a PC interface (11). The multiple time interval analyzer (13) will be called MTIA for short in the text which follows. Capital letters will designate signals in the text which follow~ whilst normally written designations stand for the corre ponding function blocks.
The MTIA (13) has two inputs, a starting pulse input (21) and a hit input (20). Both are in each case connected to a synchronization circuit (1, 5). The starting pulse input (21) to the starting pulse synchronization (1), the hit input (20) to the hit synchronization (5). In these two synchronization circuits (1, 5), the asynchronous signal~ STARTING
PULSE and ~IT are locked to ~he system clock (22). The system clock (22) is generated in the clock generator (4) and provides the clock for the MTIA (13). All control and timing task~ are controlled in the manner known by the person skilled in the art by the hit controller (10) and do not require any further explanation. The same applies to the communication between the PC interface (11) and the MTIA ~13) which is controlled in the manner usual in the field by the control logic (9).
If then a starting p~llse is applied for the input (21) of the starting pulse synchronization circuit (1), the start/stop logic (2) causes the mea~uring window, xepresented by the corresponding control signal (MEASURING WINDOW, 24), to be opened aft2r a delay where applicable. MEASURING WINDOW (24) is also connected to the tLme mark counter (3). The latter begins to count the number of clock periods as long as MEASURING WINDOW (24) i8 active. If then a hit occurs at the hit input (20), the signal i8 locked (25) to the system clock (22) and logically ANDed with the MEASURING WINDOW (24~ in the AND gate (12). Thus, the output of the AND gate (12) is only "1" as long as both MEASURING WINDOW (24) and ~IT (25) are "1". This ANDed signal can be used as load instruction for the time mark register (6). The time mark register (6) reads in 208~21~
g the current time mark count as soon as "1" occurs at it~ load input.
The output of the time mark register (6) is connected to the address input of the histogram memory (7) and thus addresses the storage location which corresponds to the time mark regi~ter content, i.e. the number of elapsed clock periods. The value which is stored at this storage location is then read out and forwarded to the plus one counter (8). This adds one to the value present at its input and forwards this value incremented by one to the data input of the histogram memory (7). This new value is written back to the same location since, of courser the addre~ is still present in the time mark register (6). During the process explained above, any further hits are ignored since otherwise the address of the histogram memory (7) would be changed. Thi~ temporary inhibit is provided by the -hit controller (10). -As long as the measuring window is open, the storage locations which were addressed by the hit-specific number of clock periods are incremented by one. Thus a frequency/time profile is obtained by repeated opening and closing of the measuring window.
The MTIA (13) is connected to the PC via a PC
interface ~11). From the PC, the system can be programmed and controlled. The PC interface (11) converts the data coming from the PC into data, addresses and instructions for the MTIA (13).
Similarly, the signals are also brought into a form readable by the PC in the PC interface (11) by the MTIA
(13). Communication with the PC interface (11) takes place from the MTIA (13) via the control buses or CONTROL IN (30) and CONTROL OUT (31) and the data buses DATA IN (28) and DATA OUT (29) and the addres~ bus (27). The two control buses (30, 31~ are connected to the control logic (9). The data bus DATA IN (28) is connected to the output of the plus one counter (8) and the data input of the histogram memory (7). The data output of the hi~togram memory (7) is connected to the 2~89~
PC interface (11) via the data bus DATA OUT (29). The address bus (27) connects the output of the time mark register (6) and the address input of the histogram memory (7) to the PC interface.
Figure 2 shows the variation with time of the method according to the invention and, respectively, the timing diagram of the device according to the invention.
After a particular delay time (41), if appropriate, the measuring window (24) is opened following a starting pulse (23). This time is used as time reference (43). At the same time, the time mark counter (3) begins to count the time mark~ (38). The time marks run from 0 to 1023. If, for example, a hit (39) occurs during the first clock period, this is locked (i.e. detected) and marked by the number ~'1"
(i.e. analyzed).
This locked and marked hit is then finally processed during the processing time (44) as explained. During this time (44), no other hits are accepted temporarily.
The exact same steps occur in a case of the hits with time mark "i" or "1019". At the end of ~ime mark 1023 (38), the measuring window (24) is closed. Between the opening and the closing of the measuring window, the time t42) has elapsed. Immediately after the closing of the measuring window (24), the window can be opened again by ano~her starting pulse (23). This repeated opening and closing of the measuring window (24) with the period (40) finally provides the desired frequency/time profile.
In a first preferred embodiment of the device according to the invention, the time mark counter (3) comprise~ a (K+1)-bit binary counter. After the opening of the measuring window, it counts from 0 to 2K-l. The (K+l)th bit (19) is connected to the start/stop logic (2) and, as control bit, is used for closing the measuring window at the end of the last, i.e. (2K-l)th clock period. The time mark register (6) corre~pondingly comprises a K-bit register. The 20~9219 histogram memory (7) correspondingly compri~es a (2 K x D) RAM and the plus one counter (8) compri~es a binary D-bit counter which can be loaded in parallel, D
designating the word length of the data.
In a second preferred embodiment of the device according to the invention, the time mark register (6) exists several times. As a result, new hits can be detected whilst the last hit i~ being processed. If the multiple time mark register consists of R individual K-bit registers~ hit sequences consisting of a maximum of R new hits can be detected during the hit processing.
The temporal resolution of two hits, which is only lLmited by the processing time of one hit, can be lowered by this special embodiment of the time mark register (6).
In a third preferred embodiment of the device according to the invention, several MTIAs (13a-d) are used in parallel. They are clocked with deferred system clocks. A preceding hit distribution unit (14) distributes the hits (25a-d) to the MTIA~ (13a-d). Such an arrangement can be used for increasing the temporal resolution of the entire system. Connecting four MTIAs in parallel, for example, corresponds to quartering the system clocks and thus to a temporal resolution which is four times higher.
The advantages of the method according to the invention and of the corresponding device will be demonstrated by means of a numerical example.
In an implemented version, the hit processing, i.e. the addressing of the memory, the reading-out, increment~tion and reloading of the memory takes a maximum of 44 ns. The pulse pair resolution is thus also 44 ns. If the system i8 clocked with a 250 MHz clock, a temporal resolution of 4 ns is obtained. Thus, the measuring window is open for (21~)x4 ns = 4 15 with a 10-bit time mark register. Thus, 90 hits can be detected, analyzed and processed during the total processing time of 4 ls. If the system is expanded by the variant3 explained a~ preferred e~bodiments, both 20~ ~,21 9 the proce~sing time of 44 n~ and the temporal resolution of 4 ns are reduced and thus the number of processable hits is also increased. Additional expansions are achieved by increasing the number of channels X or the word length D.
Overall, the method according to the invention and the corresponding device thus exhibit a much shorter processing time. The system can be eaRily expandad. At the same time, the temporal resolution and the pulse pair resolution can be improved whilst at the same time reducing the processing time.
Obviously, numerou~ modifications and variations of the present invention are possible in light of the above teaching~. It i8 therefore to be understood that within the scope of the appended claims, the invention may be practised otherwise than as specifically described herein.
Claims (6)
1. A method for determining a frequency/time profile of hits, in which a) the occurrence of several different hits in time within a measuring window is detected and b) the frequency of the occurrence of the hits in time during a particular number of measuring cycles is determined, wherein c) both the hit detection and the hit analysis and the final hit processing occur in real time, d) the number of processable hits per measuring cycle only being restricted by the time duration between detection and final processing of the single hits;
e) after the locking of an external starting pulse to the system clock, f) a measuring window is opened, and g) the number of the clock periods which have passed since the opening of the measuring window is counted;
h) a hit occurring is locked to the system clock, and i) is marked with the number of clock periods passed since the opening of the measuring window, the so-called time mark; and k) the number of hits with this specific time mark determined hitherto is incremented by one, 1) a frequency/time profile of the hit sequences being produced by repeated opening of the measuring window due to the fact that, the number of correspondingly marked hits is added together for each value of the time mark.
e) after the locking of an external starting pulse to the system clock, f) a measuring window is opened, and g) the number of the clock periods which have passed since the opening of the measuring window is counted;
h) a hit occurring is locked to the system clock, and i) is marked with the number of clock periods passed since the opening of the measuring window, the so-called time mark; and k) the number of hits with this specific time mark determined hitherto is incremented by one, 1) a frequency/time profile of the hit sequences being produced by repeated opening of the measuring window due to the fact that, the number of correspondingly marked hits is added together for each value of the time mark.
2. The method as claimed in claim 1, wherein the measuring window is only opened after a particular delay time after the starting pulse.
3. A device for carrying out the method as claimed in claim 1, comprising a) a control unit which preferably comprises a personal computer (PC) for controlling the method, b) a multiple time interval analyzer (MTIA) (13) for detection, analysis and processing of the hit sequences, and c) a PC interface (11) between the MTIA (13) and the PC, which, on the one hand, adapts the signals (36, 37) coming from the PC to the form required by the MTIA
(13) and, on the other hand, adapts the signals (29, 31) coming from the MTIA (13) to the form required by the PC, the MTIA (13) comprising;
d) two inputs (20, 21), one of which is a hit input (20) and the other one of which is a starting pulse input (21);
e) a clock generator (14) which generates a digital system clock (22);
f) a starting pulse synchronisation circuit (l), the first input of which is connected to the starting pulse input (21), and the second input of which is connected to the output of the clock generator (4), and which locks the starting pulse present at the starting pulse input (21) to the system clock (22);
g) a start/stop logic (2), the first input of which is connected to the output (23) of the starting pulse synchronisation circuit (1), and the second input of which is connected to the system clock (22), and which controls the opening and closing of the measuring window;
h) a time mark counter (3), the first input of which is connected to the system clock (22), and the second input of which is connected to the output (24) of the start/stop logic (2), and which counts the pulses of the system clock (22) for as long as the output (24) of the start/stop logic (2) is active;
i) a hit synchronization circuit (5), the first input of which is connected to the hit input (20), and the second input of which is connected to the output (22) of the clock generator (4), and which locks the hit signal present at the hit input (20) to the system clock (22);
k) an AND gate (12), the first input of which is connected to the output (25) of the hit synchronization circuit (5), and the second input of which is connected to the output (24) of the start/stop logic, and which logically ANDs the two inputs;
l) a time mark register (6), the load input of which is connected to the output of the AND gate (12), and the data input of which is connected to the output (26) of the time mark counter (3), and which, following an active edge of the signal present at its load input, reads in the value present at the output (26) of the time mark counter;
m) a histogram memory (7), the address input of which is connected to the output of the time mark register, (6) and which delivers the content of the storage location addressed by the address input to its data output;
n) a plus one counter (8), the data input of which is connected to the data output of the histogram memory, (7) and which increments the value present at its data input by one and writes this value via its data output to the storage location of the histogram memory (7) addressed by the address output of the time mark register (6);
o) a hit control logic (10) which selects the function blocks in accordance with claims 3d-n; and p) a control logic (9) which controls the data and address flow from and to the PC interface (11).
(13) and, on the other hand, adapts the signals (29, 31) coming from the MTIA (13) to the form required by the PC, the MTIA (13) comprising;
d) two inputs (20, 21), one of which is a hit input (20) and the other one of which is a starting pulse input (21);
e) a clock generator (14) which generates a digital system clock (22);
f) a starting pulse synchronisation circuit (l), the first input of which is connected to the starting pulse input (21), and the second input of which is connected to the output of the clock generator (4), and which locks the starting pulse present at the starting pulse input (21) to the system clock (22);
g) a start/stop logic (2), the first input of which is connected to the output (23) of the starting pulse synchronisation circuit (1), and the second input of which is connected to the system clock (22), and which controls the opening and closing of the measuring window;
h) a time mark counter (3), the first input of which is connected to the system clock (22), and the second input of which is connected to the output (24) of the start/stop logic (2), and which counts the pulses of the system clock (22) for as long as the output (24) of the start/stop logic (2) is active;
i) a hit synchronization circuit (5), the first input of which is connected to the hit input (20), and the second input of which is connected to the output (22) of the clock generator (4), and which locks the hit signal present at the hit input (20) to the system clock (22);
k) an AND gate (12), the first input of which is connected to the output (25) of the hit synchronization circuit (5), and the second input of which is connected to the output (24) of the start/stop logic, and which logically ANDs the two inputs;
l) a time mark register (6), the load input of which is connected to the output of the AND gate (12), and the data input of which is connected to the output (26) of the time mark counter (3), and which, following an active edge of the signal present at its load input, reads in the value present at the output (26) of the time mark counter;
m) a histogram memory (7), the address input of which is connected to the output of the time mark register, (6) and which delivers the content of the storage location addressed by the address input to its data output;
n) a plus one counter (8), the data input of which is connected to the data output of the histogram memory, (7) and which increments the value present at its data input by one and writes this value via its data output to the storage location of the histogram memory (7) addressed by the address output of the time mark register (6);
o) a hit control logic (10) which selects the function blocks in accordance with claims 3d-n; and p) a control logic (9) which controls the data and address flow from and to the PC interface (11).
4. The device as claimed in claim 3, wherein a) the time mark counter (3) comprises a (K+1)-bit binary counter which, after the opening of the measuring window, counts from 0 to 2K-1, the (K+1)th bit being connected to the start/stop logic (2) and causes the start/stop logic (2) to close the measuring window;
b) the time mark register (6) comprises a K-bit register;
c) the histogram memory (7) comprises a (2K x D)-bit RAM, D designating the word length of the data;
d) the plus one counter (8) comprises a binary D-bit counter which can be loaded in parallel.
b) the time mark register (6) comprises a K-bit register;
c) the histogram memory (7) comprises a (2K x D)-bit RAM, D designating the word length of the data;
d) the plus one counter (8) comprises a binary D-bit counter which can be loaded in parallel.
5. The device as claimed in one of the preceding claims, wherein a) the time mark register (6) comprises R individual K-bit registers and a register logic which is connected between the output of the AND gate (12) and the individual registers, b) the register logic selecting the individual registers in such a manner that R-1 further hits can still be detected during the processing of one hit, which c) increases the temporal resolution between two hits.
6. The device as claimed in one of the preceding claims, wherein a higher temporal resolution is achieved by the fact that several MTIAs (13a-d) are used in parallel, which are clocked with deferred system clocks, the hits (25a-d) being distributed to the various MTIAs (13a-d) by means of a hit distribution unit (14) preceding the MTIAs (13a-d).
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DEP4213717.9 | 1992-04-25 | ||
| DE4213717A DE4213717A1 (en) | 1992-04-25 | 1992-04-25 | Method for determining a frequency-time profile of events and device for carrying out the method |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CA2089219A1 true CA2089219A1 (en) | 1993-10-26 |
Family
ID=6457519
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA002089219A Abandoned CA2089219A1 (en) | 1992-04-25 | 1993-02-10 | Method for determining a frequency/time profile of hits, and device for carrying out the method |
Country Status (8)
| Country | Link |
|---|---|
| US (1) | US5359533A (en) |
| EP (1) | EP0568771A1 (en) |
| JP (1) | JPH0651077A (en) |
| KR (1) | KR930022092A (en) |
| CN (1) | CN1079549A (en) |
| BR (1) | BR9301642A (en) |
| CA (1) | CA2089219A1 (en) |
| DE (1) | DE4213717A1 (en) |
Families Citing this family (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6126329A (en) | 1993-06-08 | 2000-10-03 | Rational Software Coporation | Method and apparatus for accurate profiling of computer programs |
| DE4339787C2 (en) * | 1993-11-18 | 2002-08-01 | Wolfgang Becker | Method and device for measuring light signals by single photon counting with temporal and spatial resolution |
| US5737566A (en) * | 1993-12-20 | 1998-04-07 | Motorola, Inc. | Data processing system having a memory with both a high speed operating mode and a low power operating mode and method therefor |
| US5764524A (en) * | 1996-02-12 | 1998-06-09 | Snap-On Technologies, Inc. | Method and apparatus for detection of missing pulses from a repetitive pulse train |
| US7181047B2 (en) * | 1996-07-26 | 2007-02-20 | Patrick Pirim | Methods and apparatus for identifying and localizing an area of relative movement in a scene |
| US7650015B2 (en) * | 1997-07-22 | 2010-01-19 | Image Processing Technologies. LLC | Image processing method |
| FR2751772B1 (en) | 1996-07-26 | 1998-10-16 | Bev Bureau Etude Vision Soc | METHOD AND DEVICE OPERATING IN REAL TIME FOR LOCALIZATION AND LOCATION OF A RELATIVE MOTION AREA IN A SCENE, AS WELL AS FOR DETERMINING THE SPEED AND DIRECTION OF MOVEMENT |
| US7136842B2 (en) * | 2000-02-24 | 2006-11-14 | Holding B.E.V. S.A. | Method and device for adapting a signal for the detection of the movement of an object |
| US7043465B2 (en) * | 2000-02-24 | 2006-05-09 | Holding B.E.V.S.A. | Method and device for perception of an object by its shape, its size and/or its orientation |
| FR2805629B1 (en) * | 2000-02-24 | 2002-08-30 | Holding Bev Sa | AUTOMATIC COLLECTION METHOD AND DEVICE |
| FR2828613B1 (en) | 2001-08-10 | 2003-11-07 | Holding Bev Sa | PROCESSING DEVICE AND METHOD FOR AUTOMATIC COLLECTION SYSTEM |
| US7403866B2 (en) | 2004-10-06 | 2008-07-22 | Telefonaktiebolaget L M Ericsson (Publ) | High-resolution, timer-efficient sliding window |
| JP2021052258A (en) * | 2019-09-24 | 2021-04-01 | セイコーエプソン株式会社 | Circuit arrangement, physical quantity measuring device, electronic apparatus, and movable body |
Family Cites Families (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5568568A (en) * | 1978-11-15 | 1980-05-23 | Tokyo Shibaura Electric Co | Chamber temperature indicator |
| DE3270868D1 (en) * | 1982-01-26 | 1986-06-05 | Studer Willi Ag | Process and device for measuring the time difference between the sampling-times of two sampled signals, in particular of the input and output signals of a sampling frequency converter |
| FR2552552B1 (en) * | 1983-09-27 | 1986-02-07 | Commissariat Energie Atomique | DEVICE FOR CONSTITUTING A REAL-TIME HISTOGRAM |
| US4685075A (en) * | 1984-05-03 | 1987-08-04 | Kaijo Denki Co., Ltd. | Apparatus for measuring propagation time of ultrasonic waves |
| JPS6190277A (en) * | 1984-10-04 | 1986-05-08 | インタ−ナショナル ビジネス マシ−ンズ コ−ポレ−ション | Histogram calculation method |
| US4774681A (en) * | 1985-03-11 | 1988-09-27 | Tektronix, Inc. | Method and apparatus for providing a histogram |
| GB2181830B (en) * | 1985-10-18 | 1990-02-07 | Central Electr Generat Board | Temperature measurement |
| SU1341651A2 (en) * | 1985-12-27 | 1987-09-30 | Войсковая часть 03444 | Histogram forming device |
| US5233545A (en) * | 1989-09-19 | 1993-08-03 | Hewlett-Packard Company | Time interval triggering and hardware histogram generation |
| US5198750A (en) * | 1990-02-12 | 1993-03-30 | Milan Prokin | Extremely wide range frequency measurement method |
| US5107439A (en) * | 1990-11-09 | 1992-04-21 | Hewlett-Packard Company | Continuous overlapping frequency measurement |
-
1992
- 1992-04-25 DE DE4213717A patent/DE4213717A1/en not_active Withdrawn
-
1993
- 1993-02-05 EP EP93101793A patent/EP0568771A1/en not_active Withdrawn
- 1993-02-10 CA CA002089219A patent/CA2089219A1/en not_active Abandoned
- 1993-02-11 US US08/016,457 patent/US5359533A/en not_active Expired - Fee Related
- 1993-03-10 KR KR1019930003572A patent/KR930022092A/en not_active Application Discontinuation
- 1993-04-23 JP JP5097598A patent/JPH0651077A/en active Pending
- 1993-04-23 BR BR9301642A patent/BR9301642A/en not_active Application Discontinuation
- 1993-04-24 CN CN93104357A patent/CN1079549A/en active Pending
Also Published As
| Publication number | Publication date |
|---|---|
| CN1079549A (en) | 1993-12-15 |
| DE4213717A1 (en) | 1993-10-28 |
| EP0568771A1 (en) | 1993-11-10 |
| BR9301642A (en) | 1993-11-03 |
| KR930022092A (en) | 1993-11-23 |
| JPH0651077A (en) | 1994-02-25 |
| US5359533A (en) | 1994-10-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CA2089219A1 (en) | Method for determining a frequency/time profile of hits, and device for carrying out the method | |
| CA1274622A (en) | Signal controlled waveform recorder | |
| WO2004099987A1 (en) | Logic analyzer data retrieving circuit and its retrieving method | |
| US4578666A (en) | Method of comparing data with asynchronous timebases | |
| US6188672B1 (en) | Circuit arrangement for sensing errors in bit patterns | |
| US3538505A (en) | Waveform measuring system and method | |
| JP2995995B2 (en) | Waveform storage device | |
| JP2001159664A (en) | Integrated circuit comprising test circuit and test method for it | |
| JPS6128145A (en) | Storage/display method of computer internal imformation | |
| JPS6229965Y2 (en) | ||
| JPS6154535A (en) | Arithmetic circuit for maximum and minimum values | |
| JP3598702B2 (en) | Transmission delay setting device | |
| JPH07128372A (en) | Signal measuring method | |
| JP3207890B2 (en) | Memory access method for waveform storage device | |
| EP0125883A2 (en) | Signal controlled waveform recorder | |
| JP3452661B2 (en) | Waveform storage device | |
| JPH05297022A (en) | Waveform storage device | |
| JPH01242969A (en) | Signal observing device | |
| JPS59216052A (en) | Flaw detector | |
| KR100216946B1 (en) | Voltage level trigger apparatus | |
| JPH0643087B2 (en) | Measuring method of operating condition of injection molding machine | |
| JP3258460B2 (en) | Data output method for measuring instruments | |
| JPH07120501A (en) | Waveform recorder | |
| JPH01123530A (en) | Monotone increase characteristic measuring instrument for d/a converter | |
| KR870002488A (en) | Computer temperature control system and method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| FZDE | Discontinued |