CA2106140A1 - FSK Receiver Having a PLL Local Oscillator Operable in Intermittent Operation in Accordance with Its Phase Locked State - Google Patents
FSK Receiver Having a PLL Local Oscillator Operable in Intermittent Operation in Accordance with Its Phase Locked StateInfo
- Publication number
- CA2106140A1 CA2106140A1 CA2106140A CA2106140A CA2106140A1 CA 2106140 A1 CA2106140 A1 CA 2106140A1 CA 2106140 A CA2106140 A CA 2106140A CA 2106140 A CA2106140 A CA 2106140A CA 2106140 A1 CA2106140 A1 CA 2106140A1
- Authority
- CA
- Canada
- Prior art keywords
- pll
- signal
- local oscillator
- control signal
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/10—Frequency-modulated carrier systems, i.e. using frequency-shift keying
- H04L27/14—Demodulator circuits; Receiver circuits
- H04L27/144—Demodulator circuits; Receiver circuits with demodulation using spectral properties of the received signal, e.g. by using frequency selective- or frequency sensitive elements
- H04L27/152—Demodulator circuits; Receiver circuits with demodulation using spectral properties of the received signal, e.g. by using frequency selective- or frequency sensitive elements using controlled oscillators, e.g. PLL arrangements
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
Abstract
In an FSK receiver of double superheterodyne type for receiving an FSK modulated wave and comprising a PLL
local oscillator (10) for ensuring a phase-locked loop to produce a first local oscillation signal and a demodulating section (12) for demodulating the FSK
modulated wave into a demodulated signal using the first local oscillation signal and a second local oscillation signal, a control signal producing circuit (14) produces a control signal when the demodulated signal has a mean value indicative of a deviation from a phase lock in the phase-locked loop. Connected to the demodulating section, a synchronizing circuit (16) establishes bit and frame synchronization on the basis of a binary digital signal obtained by deciding the demodulated signal to produce a synchronization detection signal when the bit and frame synchronization is established. Connected to the PLL local oscillator, the control signal producing circuit, and the synchronizing circuit, an intermittent driving circuit (18) makes the PLL local oscillator intermittently operate on the basis of the control signal and the synchronization detection signal. The PLL
intermittent driving circuit makes the PLL local oscillator stop its PLL operation when the control signal is absent while the PLL intermittent driving circuit makes the PLL local oscillator activate the PLL operation when the control signal is present.
local oscillator (10) for ensuring a phase-locked loop to produce a first local oscillation signal and a demodulating section (12) for demodulating the FSK
modulated wave into a demodulated signal using the first local oscillation signal and a second local oscillation signal, a control signal producing circuit (14) produces a control signal when the demodulated signal has a mean value indicative of a deviation from a phase lock in the phase-locked loop. Connected to the demodulating section, a synchronizing circuit (16) establishes bit and frame synchronization on the basis of a binary digital signal obtained by deciding the demodulated signal to produce a synchronization detection signal when the bit and frame synchronization is established. Connected to the PLL local oscillator, the control signal producing circuit, and the synchronizing circuit, an intermittent driving circuit (18) makes the PLL local oscillator intermittently operate on the basis of the control signal and the synchronization detection signal. The PLL
intermittent driving circuit makes the PLL local oscillator stop its PLL operation when the control signal is absent while the PLL intermittent driving circuit makes the PLL local oscillator activate the PLL operation when the control signal is present.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP24700392A JP3146673B2 (en) | 1992-09-17 | 1992-09-17 | FSK receiver |
JP247003/1992 | 1992-09-17 |
Publications (2)
Publication Number | Publication Date |
---|---|
CA2106140A1 true CA2106140A1 (en) | 1994-03-18 |
CA2106140C CA2106140C (en) | 1998-10-13 |
Family
ID=17156939
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA002106140A Expired - Fee Related CA2106140C (en) | 1992-09-17 | 1993-09-14 | Fsk receiver having a pll local oscillator operable in intermittent operation in accordance with its phase locked state |
Country Status (5)
Country | Link |
---|---|
US (1) | US5402446A (en) |
JP (1) | JP3146673B2 (en) |
KR (1) | KR960007809B1 (en) |
CA (1) | CA2106140C (en) |
GB (1) | GB2271230B (en) |
Families Citing this family (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CA2080050C (en) * | 1991-10-09 | 1997-01-21 | Hidehiko Norimatsu | Power supply controller and frequency synthesizer using the same |
US5621757A (en) * | 1993-04-22 | 1997-04-15 | Nec Corporation | Circuit for measuring electric field by rapid measurement and normal measurement in a mobile communication system and method of using same |
JPH07105739B2 (en) * | 1993-06-08 | 1995-11-13 | 日本電気株式会社 | Receiving machine |
US5584062A (en) * | 1994-01-24 | 1996-12-10 | Motorola, Inc. | Method and apparatus for compensating phase locked receivers |
JP3073670B2 (en) * | 1995-06-30 | 2000-08-07 | 松下電器産業株式会社 | Intermittent reception receiver |
JPH09162936A (en) * | 1995-12-11 | 1997-06-20 | Nec Corp | Communication equipment with frequency offset correction function |
KR100193836B1 (en) * | 1995-12-29 | 1999-06-15 | 윤종용 | Digital Wireless Communication System with Reduced Phase Synchronous Loop and Its Synchronization Method |
JP2852240B2 (en) * | 1996-05-30 | 1999-01-27 | 埼玉日本電気株式会社 | Intermittent receiver |
JPH1065566A (en) * | 1996-08-23 | 1998-03-06 | Matsushita Electric Ind Co Ltd | Small sized radio equipment |
US6011816A (en) * | 1996-09-18 | 2000-01-04 | Wireless Access | Direct demodulation method and apparatus |
CA2217840C (en) | 1997-10-09 | 2005-05-03 | Northern Telecom Limited | Synchronization system multiple modes of operation |
US6292522B1 (en) * | 1997-11-13 | 2001-09-18 | Lsi Logic Corporation | Frequency decoder databank for phase-locked loop |
JP3070733B2 (en) | 1997-12-12 | 2000-07-31 | 日本電気株式会社 | Automatic frequency control method and device |
SE9804420L (en) * | 1998-12-17 | 2000-06-18 | Ericsson Telefon Ab L M | Method for reducing power consumption in portable radio communication systems during standby mode, as well as a mobile station adapted to reduce power consumption during standby mode |
US6157260A (en) * | 1999-03-02 | 2000-12-05 | Motorola, Inc. | Method and apparatus for calibrating a local oscillator in a direct conversion receiver |
FR2794310A1 (en) * | 1999-05-28 | 2000-12-01 | St Microelectronics Sa | PHASE LOCKING DEVICE WITH REDUCED POWER CONSUMPTION |
JP2001127728A (en) * | 1999-10-29 | 2001-05-11 | Oki Electric Ind Co Ltd | Receiving circuit |
FR2822616B1 (en) * | 2001-03-21 | 2003-08-01 | St Microelectronics Sa | FREQUENCY MODULATED SIGNAL RECEIVER WITH DIGITAL DEMODULATOR |
KR100416339B1 (en) * | 2001-05-23 | 2004-01-31 | (주)맥서스테크놀로지스 | RF modem with frequency shift keying method having phase locked loop circuit for repeater |
JP3689021B2 (en) * | 2001-05-25 | 2005-08-31 | 三菱電機株式会社 | Timing control apparatus and timing control method |
KR100482009B1 (en) * | 2002-10-22 | 2005-04-14 | 삼성전자주식회사 | Semiconductor Wafer Transfer Apparatus |
JP4349866B2 (en) * | 2003-09-02 | 2009-10-21 | 三洋電機株式会社 | FSK signal demodulation circuit |
KR101104111B1 (en) * | 2009-02-28 | 2012-01-13 | 옥윤선 | Apparatus for manufacturing burlap bag and method for manufacturing burlap bag |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4521918A (en) * | 1980-11-10 | 1985-06-04 | General Electric Company | Battery saving frequency synthesizer arrangement |
GB2155262B (en) * | 1984-03-01 | 1988-01-20 | Standard Telephones Cables Ltd | Radio receiver |
US4860321A (en) * | 1985-09-13 | 1989-08-22 | Hughes Aircraft Company | Lock detector for feedback loops |
CA1282464C (en) * | 1985-10-23 | 1991-04-02 | Masanori Ienaka | Phase-locked oscillator |
JP2805767B2 (en) * | 1988-09-26 | 1998-09-30 | 日本電気株式会社 | Wireless transceiver |
US4955075A (en) * | 1988-10-17 | 1990-09-04 | Motorola, Inc. | Battery saver circuit for a frequency synthesizer |
US4977613A (en) * | 1988-10-17 | 1990-12-11 | Motorola, Inc. | Fine tuning frequency synthesizer with feedback loop for frequency control systems |
JPH0355923A (en) * | 1989-07-25 | 1991-03-11 | Toyo Commun Equip Co Ltd | Control method for local oscillation circuit of receiver |
JP2513329B2 (en) * | 1989-10-25 | 1996-07-03 | 日本電気株式会社 | Frequency modulated wave receiver |
US5103464A (en) * | 1990-05-31 | 1992-04-07 | Northern Telecom Limited | Method and apparatus for timing recovery in digital data communications systems |
US5175884A (en) * | 1990-06-01 | 1992-12-29 | Motorola, Inc. | Voltage controlled oscillator with current control |
JP2576266B2 (en) * | 1990-06-13 | 1997-01-29 | 日本電気株式会社 | FSK receiver |
-
1992
- 1992-09-17 JP JP24700392A patent/JP3146673B2/en not_active Expired - Fee Related
-
1993
- 1993-09-13 US US08/119,676 patent/US5402446A/en not_active Expired - Fee Related
- 1993-09-14 CA CA002106140A patent/CA2106140C/en not_active Expired - Fee Related
- 1993-09-16 KR KR1019930018605A patent/KR960007809B1/en not_active IP Right Cessation
- 1993-09-16 GB GB9319226A patent/GB2271230B/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JP3146673B2 (en) | 2001-03-19 |
US5402446A (en) | 1995-03-28 |
KR940008319A (en) | 1994-04-29 |
GB2271230A (en) | 1994-04-06 |
GB2271230B (en) | 1996-06-26 |
KR960007809B1 (en) | 1996-06-12 |
GB9319226D0 (en) | 1993-11-03 |
CA2106140C (en) | 1998-10-13 |
JPH06104941A (en) | 1994-04-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA2106140A1 (en) | FSK Receiver Having a PLL Local Oscillator Operable in Intermittent Operation in Accordance with Its Phase Locked State | |
US4908600A (en) | Narrow band synchronized radio communication and alarm system | |
CA2296861C (en) | Television receiver for tuning a signal including a pilot signal | |
US4816769A (en) | BPSK demodulator and FM receiver for digital data pagers | |
KR890702344A (en) | Receiver and method for recovering frequency modulated signal | |
EP0124332A3 (en) | A double conversion tuner | |
US4853642A (en) | Phase controlled demodulator for digital communications system | |
AU544712B2 (en) | Remote control receiver | |
CA2138106A1 (en) | CMOS Technology High Speed Digital Signal Transceiver | |
TW377539B (en) | Phase lock loop for display monitor | |
CA2291118A1 (en) | Clock regeneration circuit | |
CA2108217A1 (en) | Carrier Phase Lock Detecting Apparatus Used in PSK-Modulated Signal Receiver for Satellite Communication System | |
US4672640A (en) | Radio receiver | |
US4827488A (en) | Demodulator for PSK-modulated signals | |
CA2118810A1 (en) | Radio Having a Combined PLL and AFC Loop and Method of Operating the Same | |
US5621483A (en) | Polarity selection circuit for bi-phase stable FPLL | |
JP2001522577A (en) | Clock recovery circuit and receiver having clock recovery circuit | |
JP2687851B2 (en) | Receiving machine | |
JPH06164531A (en) | Tdma reception frame synchronous system | |
JPS6225543A (en) | Frequency stabilizing system for local oscillator | |
JPH06125367A (en) | Fsk receiver | |
JP2788795B2 (en) | Carrier recovery circuit | |
JPH0275845U (en) | ||
JPS62136152A (en) | Synchronous detecting circuit | |
EP0257625A3 (en) | Lock circuit for carrier recovery from a qam signal |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EEER | Examination request | ||
MKLA | Lapsed |