CA2289716C - Method and apparatus for reducing signal processing requirements for transmitting packet-based data with a modem - Google Patents

Method and apparatus for reducing signal processing requirements for transmitting packet-based data with a modem Download PDF

Info

Publication number
CA2289716C
CA2289716C CA002289716A CA2289716A CA2289716C CA 2289716 C CA2289716 C CA 2289716C CA 002289716 A CA002289716 A CA 002289716A CA 2289716 A CA2289716 A CA 2289716A CA 2289716 C CA2289716 C CA 2289716C
Authority
CA
Canada
Prior art keywords
idle
circuit
information
analog signal
receiver circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CA002289716A
Other languages
French (fr)
Other versions
CA2289716A1 (en
Inventor
Larry C. Yamano
John T. Holloway
Edward H. Frank
Tracy D. Mallory
Alan G. Corry
Craig S. Forrest
Kevin H. Peterson
Timothy B. Robinson
Dane Snow
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Broadcom Corp
Original Assignee
Broadcom Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Broadcom Corp filed Critical Broadcom Corp
Publication of CA2289716A1 publication Critical patent/CA2289716A1/en
Application granted granted Critical
Publication of CA2289716C publication Critical patent/CA2289716C/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q11/00Selecting arrangements for multiplex systems
    • H04Q11/04Selecting arrangements for multiplex systems for time-division multiplexing
    • H04Q11/0428Integrated services digital network, i.e. systems for transmission of different types of digitised signals, e.g. speech, data, telecentral, television signals
    • H04Q11/0435Details
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00Data switching networks
    • H04L12/02Details
    • H04L12/10Current supply arrangements
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04MTELEPHONIC COMMUNICATION
    • H04M11/00Telephonic communication systems specially adapted for combination with other electrical systems
    • H04M11/06Simultaneous speech and data transmission, e.g. telegraphic transmission over the same conductors
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q2213/00Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/13034A/D conversion, code compression/expansion
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q2213/00Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/13107Control equipment for a part of the connection, distributed control, co-processing
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q2213/00Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/13174Data transmission, file transfer
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q2213/00Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/1319Amplifier, attenuation circuit, echo suppressor
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q2213/00Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/13199Modem, modulation
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q2213/00Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/13204Protocols
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q2213/00Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/13209ISDN
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q2213/00Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/13291Frequency division multiplexing, FDM
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q2213/00Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/13292Time division multiplexing, TDM
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q2213/00Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/13294CDMA, code division multiplexing, i.e. combinations of H04Q2213/13291 and/or H04Q2213/13292 with space division
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q2213/00Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/13396Signaling in general, in-band signalling

Abstract

A modem and method for operating same. A receiver circuit of the modem is coupled to receive a continuous analog signal from a communication channel. This analog signal includes both packet and idle information. The receiver circuit monitors the analog signal to detect the presence of idle information. Upon detecting idle information, the receiver circuit enters a standby mode in which the processing requirements of the receiver circuit are reduced. A burst mode protocol is also provided, in which packets of digital information are modulated by a transmitter circuit of the modem, thereby converting the packets of digital information into analog signal bursts of discrete duration. These analog signal bursts are transmitted from the transmitter circuit to a telephone line. However, the transmitter circuit does not generate any signals between the analog signal bursts. A receiver circuit monitors the telephone line to detect the analog signal bursts. Upon detecting the presence of the analog signal bursts on the telephone line, the receiver circuit demodulates the analog signal bursts using full processing capabilities of the receiver circuit. However, upon detecting the absence of the analog signal bursts on the telephone line, the demodulating function of the receiver circuit is disabled. The burst mode protocol enables multi-drop and multi-cast operation, as well as reducing required DSP resources.

Description

METHOD AND APPARATUS FOR REDUCING SIGNAL PROCESSING REQUIREMENTS FOR
TRANSMITTING
PACKET-BASED DATA WITH A MODEM

BACKGROUND OF THE INVENTION
Field of the Invention I5 The present invention relates to the reduction of the required amount of signal processing in a modulator/demodulator (modem) which is transferring packet-based data or other information which is intermittent in nature on a communication channel.
Related Art Modern data networks commonly use complex digital signal processing (DSP) devices called modems to transport data over communication channels. Data is typically transported via an analog transmission signal which is representative of a synchronous, constant rate bit stream. This form of communication channel is suitable for the transmission of real-time information such as voice or video. However, it is increasingly common to use modems for the transmission of packet-based information. For example, packet-based information is used to access the Internet and the World Wide Web. However, packet-based information is typically bursty in nature, with an average data rate which is often much Less than the available peak data transfer rate of the communication channel.

Fig. 1 is a block diagram of a transmitter circuit 100 of a conventional modem. Transmitter circuit 100 includes packet queue 101, framer 102, channel coding circuit 103, output shaper 104, modulator 105 and S digital-to-analog (D/A) converter 106. In accordance with conventional modem protocols, transmitter circuit 100 transforms source data received by packet queue 101 into a continuous time analog transmit signal, which is provided at the output terminal of D/A converter 106.
l0 More specifically, within transmitter circuit 100, the source data is grouped into packets and stored in packet queue 101. These packets are not synchronous with respect to the modem bit clock, but arrive at packet queue 101 at random times. Framer 102 receives 15 the packets from packet queue 101, and in response, composes a continuous bit stream which is synchronous with respect to the modem bit clock. To create such a .
synchronous bit stream in response to the asynchronous packets, framer 102 generates idle information (i.e., 20 nulls or a marking tone) when rio packets are available, and generates packet data when packets are available.
The packet data and idle information are delineated in such a way that a receiver circuit of a modem (see, e.g., Fig. 2) can determine where the packet boundaries 25 lie.
The synchronous bit stream generated by framer 102 is then coded by channel coding circuit 103. Channel coding circuit 103 is used to compensate for noise and distortion in the communication channel. Channel 30 coding circuit 103 provides redundant information (e. g., convolutional encoding) to allow for error correction. Channel coding circuit 103 further performs a scrambling function, as well as mapping the coded bit stream onto symbol_values. The stream of 35 symbol values generated by.channel coding circuit 103 is provided to output shaper 104.
,,, Output shaper 104 digitally filters the stream of symbol values received from channel coding circuit 103.
Output shaper circuit 104 limits the frequency bandwidth of these symbol values within a predetermined range and may also be adjusted to help compensate for . channel distortion. The filtered sample stream provided by output shaper 104 is provided to modulator 105, which modulates a carrier signal by the filtered sample stream. The output of modulator 105 is provided to D/A converter 106, which generates an analog TRANSMIT signal for transmission on the communication channel (i.e., telephone line).
Transmitter circuit 100 exhibits three distinct disadvantages. First, because transmitter circuit 100 transmits constantly (either packet data or idle information), a modem can be functionally connected to only one telephone line at any given time. Moreover, _ only a small percentage of the total information carrying capacity of the communication channel is used to transmit data, while a large percentage of this capacity is used to transmit idle information.
Additionally, transmitter circuit 100 is unsuited to rnulti-drop operation on a single communication channel.
The first disadvantage mentioned above is particularly deleterious where a number of xDSL modems are collected together in a central office to provide data communications to a number of remote locations. In this case, each remote location requires a dedicated xDSL modem in the central office.
The analog TRANSMIT signal is transmitted over the telephone line to the telephone company central office.
Within the central office, an analog to digital converter converts the analog TRANSMIT signal into a digital signal. This digital signal is multiplexed onto a digital backbone circuit and routed to a second central office location. The digital signal is demultiplexed within the second central office location and routed over a digital trunk to a digital server which performs additional processing on the digital signal.
Fig. 2 is a block diagram of a receiver circuit 200 of a conventional modem. Receiver circuit 200 includes analog-to-digital (A/D) converter 201, resampler 202, equalizer 203, carrier recovery circuit 204, symbol decision circuit 205, channel decoding circuit 206, framer 207, packet queue 208, echo canceler 209, timing update circuit 210, equalizer update circuit 211 and carrier update circuit 212.
Carrier recovery circuit 204 and symbol decision circuit 205 are sometimes referred to as a demodulator circuit. A/D converter 201 is coupled to the telephone line to receive the analog signal from the telephone company central office. A/D converter 201 samples this:;
analog signal, thereby converting the analog signal into a digital signal.
The modem which includes receiver circuit 200 also includes a transmitter circuit (i.e., a near end transmitter circuit, not shown) which is similar to transmitter circuit 100. During full duplex operation, this near end transmitter circuit may be generating a TRANSMIT signal at the same time that receiver circuit 200 is attempting to receive the analog signal from the remote (or far end) transmitter circuit 100. Under these conditions, receiver circuit 200 may receive an echo of the TRANSMIT signal. Echo canceler 209 generates a signal which is a replica of this echo.
The signal generated by echo canceler 209 is then subtracted from the output signal provided by A/D
converter 201.
Resampler 202 adjusts the raw input samples received from A/D converter 201 to match the symbol, rate of the transmitter circuit 100. Timing update i . o _ circuit 211 extracts timing information which is used to control resampler 202. Equalizer 203 compensates for linear distortions introduced by the communication channel (e. g., the telephone line). Carrier recovery circuit 204 extracts the carrier signal from the received signal and provides rough symbols (or a soft symbol decision) to symbol decision circuit 205.
Symbol decision circuit 205 quantizes the rough symbols and makes hard decisions as to the identity of the received symbols. Equalizer update circuit 211 and carrier update circuit 212 receive the symbols provided by symbol decision circuit 205. In response, equalizer update circuit 211 and carrier update circuit 212 determine quantizer error. In response to this quantizer error, equalizer update circuit 211 and carrier update circuit 212 adjust the coefficients used by equalizer 203 and carrier recovery circuit 204, respectively, thereby improving the accuracy of subsequent hard symbol decisions.
Channel decoding circuit 206 uses redundant information present in the received analog signal to correct for quantizer errors. Channel decoding circuit 206 typically implements a maximum likelihood sequence estimator (MLSE) circuit (such as a Viterbi decoder or other form of error correction. Channel decoding circuit 206 provides a decoded bit stream to framer 207. Finally, framer 207 decodes the bit stream into packet data, discarding the idle information, and loading the packets of data into packet queue 208.
The operation of receiver circuit 200 is significantly more complex than the operation of transmitter circuit 100. Substantial signal processing is performed by receiver circuit 200, typically many hundreds or thousands of operations per symbol processed. Much of the signal processing i~
concentrated in equalizer 203, echo canceler 209, and _5_ channel decoding circuit 206. A significant percentage of this sigx~.al processing is dedicated to the processing of the idle information generated by transmitter circuit 100.
It would therefore be desirable to have a modem system which is capable of utilizing a greater percentage of the information carrying capacity of the telephone tine to transfer packet based data. It would also be desirable to have a modem syste~nn which minimizes the signal processing which must be dedicated to the processing of idle symbols. It would further be desirable to have a modem system which enables a common modem to be functionally connected to a plurality of telephone lines at the same time. It would further be desirable to have a modem system which enables a common telephone line to be used with a plurality of modarms in a multi-drop configuration.
SUMMARY
Accordingly, the present invention provides a method for operating a modem on a communication channel the method comprising the steps of receiving a continuous analog signal transmitted on the communication channel with a receiver circuit of the modem, the analog signal comprising packet information and idle information;
detecting the presence of the idle information with the receiver circuit;
entering a standby mode within the receives- circuit upon detecting the presence of the idle information, wherein an amount of processing performed by the receiver circuit is reduced during the standby mode;
reducing the amount of processing performed by selected circuitry within the receiver circuit when the receiver circuit is in the standby mode;
wherein the receirrer circuit comprises an echo canceler, the method further comprising the step of reducing a length of the echo canceler when the receiver circuit is in the Standby mode.
The reduction of the amount of processing performed by the receiver circuit can be achieved by disabling and/or reducing the processing precision of selected elements within the receiver circuit. Fvr example, a symbol derision circuit, a channel decoder and a framer within the receiver circuit can be disabled during the standby mode in one embodiment of the invention. Moreover, the processing precision of other elements, such as an echo canceler, update circuits and an equalizer can be reduced when tire receiver circuit is in the standby mode.
The present invention also provides a method for operating a modem on a eomxnunieation channel, the method comprising the steps of receiving a continuous analog signal transmitted on the communication channel with a receiver circuit of the modem, the analog signal comprising packet information and idle information;
detecting the presence of the idle information with the receiver circuit; and entering a standby mode within the receiver circuit upon detecting the presence of the idle information, wherein an amount of processing performed by the receiver circuit is reduced during the standby mode;
wherein the step of detecting further comprises the steps of fully demodulating the analog signal with the receiver circuit to provide a digital bit strewn;
determining whether the digital bit stream corresponds with a predetermined idle bit stream;
wherein the step of entering the standby mode further comprises the step of entering the standby mode if tine digital bit stream corresponds with the predetez~aiined idle bit sb~eam; and generating an idle bit pattern if the digital bit stream corresponds with the predetermined idle bit stream;
converting the idle bit pattern to a plurality of eycp~ted idle symbols;
comparing the expected idle synnbols with a plurality of soft symbols which are generated by the receiver circuit at a reduced processing power in response to the analog signal; and remaining in the standby mode as long as the expected idle symbols match the soft symbols.
The receiver circuit can further store a most recent history of the wxalog signal in a buffer. After the standby mode is exited, this buger can be accessed, thereby enabling the receiver circuit to reprocess the most recent history of the analog signal. This helps ensure that no packet information is lost due to the inherent delay in detecting the presence of packet information.
The present invention also provides a method for operating a modem on a communication channel, the method comprising the steps of S receiving a continuous analog signal transmitted on the communication channel with a receiver circuit of the modem, the azsalog signal comprising packet information and idle information;
detecting the presence of the idle information with the roceiver circuit; and entering a standby mode within the receiver circuit upon detecting the presence of the idle information, wherein an amount of processing performed by the receiver circuit is reduced during the standby mode;
wherein the step of detecting further comprises the steps o~
fully demodulating the analog signal with the receiver circuit to provide a digital bit stream; and determining whether the digital bit stream corresponds with a predetermined idle bit stream;
wherein the step of entering the standby mode further comprises the step of entering the standby mode if the digital bit stream corresponds with the predetermined idle bit stream; and generating an idle bit paxtern if the digital bit stream corresponds with the predetermined idle bit stream;
converting the idle bit pattern to a plurality of expected differences between successive idle symbols;
comparing the expected differences with a plurality of actual di~'erences between successive idle symbols which are generated by the receiver circuit at a reduced processing power in response to the analog signal; and remaining in the standby mode as long as the e~cpected differeaaes correspond with the actual differences.
The present invention also provides a xncthod for operating a modem on a communication channel, the method comprising the steps of _g_ receiving a continuous analog signal transmitted on the communication channel with a receiver circuit of the modem, the analog signal comprising packet information and idle information;
detecting the presence of the idle information with the receiver circuit; and S entering a standby mode within the receiver circuit upon detecting the presence of the idle information, wherein an amount of p~cxssing performed by the receiver cireuat is reduced during the standby mode;
wherein the step of detecting further comprises the steps of:
fully demodulating the analog signal with the receiver circuit to provide a 1.0 digital bit stream;
determining whether the digital bit stream cozresponds with a predetermined idle bit scream;
wherein the step of entering the standby mode further comprises the step of entering the standby mode if the digital bit stream corresponds with the 1.5 predetermined idle bit stream; and acceSSing a memory which stores a repetitive pattern of expected idle symbols if the digital bit stream connsponds with the gredetermined idle bit stream;
comparing the expected idle symbols with a plurality of soft symbols r~rhich ate generated by the recaivez~ circuit at a reduced processing power in response to the 20 analog signal; and remaining in the standby mode as long as the expected idle symbols match the soft symbols.
The present invention also provides a receiver circuit for use in a modem, the receiver circuit comprising:
25 an analog to digital (AID) converter for receiving an analog signal which comprises packet information and idle infozmation;
a eamier recovery circuit coupled to the AID converter, wherein the cancer recovery circuit provides soft symbol decisions regarding the identity of the packet information and idle information;
30 a symbol decision circuit coupled to the carrier recovery circuit, whexein the symbol decision, circuit provides hard symbol decisions regarding the identity of the packet information and idle information;

an idle detector circuit coupled to the symbol decision circuit, wherein the idle detector circuit detects the presence of idly information in response to the hard symbol decisions provided by the symbol decision circuit, and wherein the idle detector cixcuit instructs the receiver circuit to cater a reduced processing mode upon detecting the presence of idle information;
an idle generator circuit coupled to the idle detector circuit, wherein the idle generator circuit generates an idle bit pattern when the idle detector detects the presence of the idle information;
an idle symbol predictor coupled to the idle ,generator circuit, wherein the idle symbol predictor provides a plurality of expected idle symbols in response to the idle bit pattern; and a comparator coupled to the idle symbol predictor and the carrier recovery circuit, wherein the conciparator compares the expected idle symbols with the soft symbol decisions, wherein the comparator causes the receiver circuit to remain in the standby mode as long as the expected idle symbols match the soft symbol decisions and wherein the compatator causes the roeeiver circuit to exit the standby mode when; an expected idle symbol does not match the soft symbol decision.
The present invention alto provides a receiver circuit for use in a modem, the receiver circuit comprising:
an analog to digital (A/D) converter for receiving an analog signal which comprises packet information and idle information;
an equalizer circuit coupled to the A/D converter, wherein the equalizer circuit provides actual equalized digital samples which correspond to the identity of the packet information and idle information;
a symbol decision circuit coupled to the equalizer circuit, wherein the symbol decision circuit provides hard symbol decisions regarding the identity of the packet information and idle information;
an idle detector circuit coupled. to the symbol decision circuit, wherein the idle detector circuit detects the presence of the idle information in respoxise to the hard symbol decisions provided by the symbol decision circuit, and wherein the idle detector circuit instructs the receiver circuit to enter a reduced processing mode upon detecting the presence of idle information;

an idle generator circuit coupled to the idle detector circuit, wherein the idle generator circuit generates an idle bit pattern when the idle detector detocts the pres~ce of idle information;
an idle symbol predictor coupled to the idle generator circuit, wherein the idle symbol predictor provides a plurality of expected equalized digital samples associated with expected idle symbols in response to the idle bit patter~a;
and a comparator coupled to the idle symibol predictor and the equalizer circuit, wherein the comparator compares the expected equalized digital samples with the actual equalized digital samples, wherein the comparator causes the receiver circuit to I O remain in the standby mode as long as the expected equalized digital samples match the actual equalized digital samples, and wherein the comparator causes the receiver circuit to exit the statadby mode when an expected equalized digital sample does not match an actual equalized digital sample.
In accordance with another aspect, the pres«rt invention provides a method for transfenting information on a telephone line, the method comprising:
modulating packets o~digital information by a first transmitter circuit, wherein the packets of digital information are converted into first analog signal bursts of discrete duration, and wherein the first transmitter circuit is coupled tv a first telephone line;
providing no signal from the first transmitter circuit to the first telephone line between the first analog signal bursts;
modulating packets of digital information by a second h-ansnaitter circuit, wherein the packets of digital information are converted into second analog signal bursts of discrete duration, and wherein the second transmitter circuit is coupled to a second telephone line;
providing no signal from the second transmitter circuit to the second telephone line between the second analog signal bursts;
monitoring the first and second telephone lines with a tnulti.line network access circuit;
detecting the presence and absence of the first and second analog signal bursts on the telephone line by a non-idle detector of mufti-line network access circuit;
_11_ demodulating the fizst and second analog signal bursats with a single receiver circuit of the mufti-line network access circuit when the non-idle detector detects the presence of the first and second analog signal bursts on the telephone line;
and disabling the demodulating within the receiver circuit when the no-idle detector detects the absence of the first and second analog signal bursts an the telephone line.
This greatly reduces the processing requirements of the receiver circuit when there are no analog signal bursts present on the telephone line, The present invention also provides a method of operating a modem, having a receiver circuit including demodulation circuitry, the receiver circuit coupled to a communication channel during a continuous call connection, the method comprising the steps of-.
receiving a continuous analog signal from the communication channel, the analog signal including interspersed packet portions and non-packet portions;
detecting non-packet portions of the analog signal; and deactivating substantial portions of the demodulation circuitry when analog signal non-packet portions are detected within a continuous call connection;
the demodulation circuitry including a symbol decision circuit, a channel decoder and a framex, wherein the deactivating step includes deactivating the symbol decision circuit, the channel decoder and the framer when analog signs!
non packet portions are detected within a continuous call connection; and the receiver circuit further including an echo cancellation circuit having a tap length, the method further including the step of reducing the tap length of the echo cancellation circuit when analog signal non packet portions are detected within a continuous caU connection.
In a further aspect, the present invention provides a data communication system comprising:
a communication channel;
a continuous analog signal including interspersed packet portions and non-packet portions;

a modem, coupled to tire communication channel and including receiver circuitry for receiving the continuous analog signal during a continuous call connection, the receiver circuitry further including detector means for identifying the presence of a packet portion within said continuous call connection, the receiver circuitry fzuther including demodulation circuitry, the demodulation circuitry activated to demodulate the continuous analog signal when the detector means determines the presence of a packet portion, the demodulation circuitry substantially deactivated when the detector means determines the absence of a packet portion;
cazrier recovery circuitry configured to develop soft symbolic decisions corresponding to infornnation contained within packet portions and non-packet portions;
symbol decision circuitry configured to develop hard symbolic decisions corresponding to inforn~atinn contained within packet portions and non packet portions;
detection circuitry coupled to the symbol decision circuitry, detection circuitry configured to detect the presence of non-packot portion info~natation in response to the hard symbolic decisions, the detection circuitry asserting a deactivation signal to the demodulation circuitry upon detecting the presence of non-packet portion inforn~ation;
pattern genoration circuitry activatai by the detection circuitry and generating a predefined bit pattern. upon the detection circuitry detxscting the presence of non-packet portion information;
idle symbol generation circuitry, coupled to the pattern generation circuitry and generating a plurality of expected idle symbols in operative response to the predefined bit patterns; and comparison circuitry coupled to corapare expected idle symbols with soft symbolic decisions, comparison ca~rcuitry asserting a signal which maintains the demodulation circuitry in a substantially deactivated state so long as the expected idle symbols correspond to the soft symbolic decisions.
- 12a -The present invention also provides a data communication system comprising:
a communication channel;
a continuous analog signal including interspersed packet portions and non-packet portions;
a modem, coupled to the communication channel and including receiver circuitry for receiving the continuous analog signal during a continuous call connection, the receiver circuitry further including detector means for identifying the presence of a packet portion within said continuous call connection, the receiver circuitry fuxther including demodulation circuitry, the demodulation circuitry activated to demodulate the continuous analog signal when the detector means determines the presence of a packet portion, the demodulation circuitry substantially deactivated why the detector means determines the absence of a packet portion;
equalizer circuitry configured to develop equalized digital samples corresponding to information contained ~nrithin packet portions and non-packet portions;
symbol decision circuitry configured to develop hard symbolic decisions corresponding to information contained within packet portions and non-packet portions;
detection circuitry coupled to the symbol decision circuitry, detection circuitry configured to detect the presence of non-packet portion information in response to the hard symbolic decisions, the detection circuitry asserting s deactivation signal to the demodulation circuitry upon detecting the presence of non-packet portion information;
pattern generation circuitry activated by the detection circuitry and genecatixig a predeFmod bit pattern upon the detection circuitry detecting the presence of non-packet portion information;
expected sample generation circuitry, coupled to the pattern generation circuitry and generating a plurality of expected equalized digital samples in operative response to the predefined bit patterns; and - 12b -comparison circuitry coupled to compare expected equalized digital samples vsrith actual ~ualized digital samples, comparison circuitry asserting a signal which maintains the demodulation circuitry in a substantially deactivated state so long as the expectod equalized samples correspond to the actual edualixed samples.
S The present invention will be more ;fully understood in view of the followir~, detailed description taken together with the drawings.
BRIEF DESCRIPTION OF DRAWINGS
Fig. 1 is a block diagram of a transmitter circuit of a conventional modem;
Fig. 2 is a block diagram of a receiver circuit of a conventional modern;
Fig. 3 is a block diagram of a receiver circuit of a modem in accordance with one embodiment of the invention;
Fig. 4 is a block diagram of a receiver circuit of a modem in accordance with a burst-mode protocol of the present invention;
1 S Fig. 5 is a block diagram of a mufti-line network access circuit which can be located in a central office in accordance with one embodiment of the invention;
Fig. 6 is a schematic diagram of packet data received on the multiple lines of the mufti-line network access circuit of Fig. S in accordance with one embodiment of the invention;
24 Fig. 7 is a schematic diagram of a mufti-drop configuration which includes modems in a subscxibcr's residence and a modem in the telephone company central ot~ce;
Fig. 8 is a schematic representation of packet information which is transmitted by transnnitter 12c -** TOTRL PflGE.~2 **

circuits in accordance with the burst-mode protocol of the present embodiment;
Fig. 9 is a block diagram of a multi-line network access circuit in accordance with another embodiment of the present invention; and Fig. 10 is a schematic diagram of packet information received by and transmitted from the multi-line network access circuit of Fig. 9.
DETAILED DESCRIPTION
Fig. 3 is a block diagram of a receiver circuit 300 of a modem in accordance with one embodiment of the present invention. Receiver circuit 300 includes A/D
converter 301, resampler 302, equalizer 303, carrier recovery circuit 304, symbol decision circuit 305, channel decoder 306, framer/idle detector 307, sample buffer 308, echo canceler 309, timing update circuit 310, equalizer update circuit 311, carrier update circuit 312, idle generator 314, idle symbol predictor 316, comparator circuit 317, packet queue 318 and summing node 319. In combination, carrier recovery circuit 304 and symbol decision circuit 305 form a demodulator. In the described embodiment, A/D
converter 301 is implemented by a coder/decoder (codec) chip, while the remaining elements of receiver circuit 300 are implemented by a digital signal processor (DSP). In other embodiments, the elements of receiver circuit 300 can be implemented by other means, such as a general purpose processor. Receiver circuit 300 is coupled to receive an analog RECEIVE signal from communication channel 321, which in the described embodiment, is a telephone line. It is understood that other communication channels, such as twisted pair other than a telephone line, wireless, coaxial cable, infrared or optical,_can be used in other embodiments.

WO 98/51067 PCTlUS98/09207 In the described embodiment, the RECEIVE signal received on communication channel 321 is an analog signal in accordance with a conventional modem protocol, such as xDSL or a voice band modem protocol.
For example, this analog RECEIVE signal could originate from transmitter circuit 100 (Fig. 1) in the manner previously described. Thus, the analog RECEIVE signal received on communication channel 321 includes modulated packet data as well as idle information which is interleaved with the packet data.
A/D converter 301 samples the analog RECEIVE
signal, thereby converting the analog RECEIVE signal into a digital signal. This digital signal is provided to a positive input terminal of summing node 319. Echo canceler 309 uses the local transmit signal to adaptively predict the echo signal on communication channel 321. As previously described, an echo of the local transmit signal may be present if the modem which includes receiver circuit 300 is operating in full duplex mode. Echo canceler 309 applies the predicted echo signal to the negative input terminal of summing node 319, thereby canceling the echo signal from the digital signal.
The digital signal output by summing node 319 is provided to a conventional resampler 302. Resampler 302 interpolates this digital signal to generate samples which match the symbol rate of the transmitter circuit. Timing update circuit 310 monitors the digital signal provided by summing node 319. Timing update circuit 310 is a conventional element which runs a control loop to extract symbol timing information from this digital signal. This symbol timing information is provided to resampler 302, thereby enabling resampler 302 to control the sampling process as necessary.

WO 98/51067 PCT/US98l09207 The digital signal output by summing node 319 is further provided to sample buffer 308. Sample buffer 308 is a dual-port first-in, first-out (FIFO) circular buffer which stores a most recent history of the digital signal provided by summing node 319. In the described embodiment, the information stored in sample buffer 308 is representative of a plurality N of the most recent symbols. In one embodiment, N is equal to eight, although N can be any integer value. In other embodiments N is much larger, having a magnitude on the order of hundreds or even thousands. The operation of sample buffer 308 is described in more detail below.
The raw input samples are routed from resampler 302 to adaptive equalizer 303. Adaptive equalizer 303 is a conventional element which modifies the raw input samples to compensate for linear distortions introduced by communication channel 321. To accomplish this, equalizer 303 processes the raw input samples using a plurality of equalization coefficients which are updated periodically within equalizer update circuit 311 based on quantization errors measured at the output of the symbol decision circuit 305.
Equalizer 303 provides a stream of equalized digital samples to carrier recovery circuit 304.
Carrier recovery circuit 304 is a conventional element which extracts the carrier signal from the equalized digital samples and, for each digital sample, provides a soft decision (i.e., a best estimate) concerning the identity of the corresponding symbol. The symbols achieved by the soft decision are hereinafter referred to as soft symbols. The soft symbols are transmitted to symbol decision circuit 305.
Symbol decision circuit 305 is a conventional circuit which quantizes the soft symbols provided by carrier recovery circuit 304, thereby making a hard decision as to the identity of the received symbols.

WO 98/51067 PCTlUS98/09207 The symbols achieved by the hard decision are hereinafter referred to as hard symbols. The hard symbols are fed back to equalizer update circuit 311 and carrier update circuit 312. In response, equalizer update circuit 311 and carrier update circuit 312 determine quantizer error. In response to the quantizer error, equalizer update circuit 311 and carrier update circuit 312 adjust the processing coefficients used by equalizer 303 and carrier recovery circuit 304, respectively, thereby improving the accuracy of the hard decisions made by symbol decision circuit 305.
The hard symbols generated by symbol decision circuit 305 are also provided to conventional channel decoding circuit 306. Channel decoding circuit 306 uses redundant information in present in the RECEIVE
signal to correct for quantizer errors. Channel decoding circuit 306 typically implements a maximum likelihood sequence estimator (MLSE) circuit such as a Viterbi decoder or some other form of error correction.
Channel decoding circuit 306 provides a decoded bit stream to framer/idle detector 307.
Framer/idle detector 307 monitors the digital bit stream to determine if the digital bit stream is representative of an idle bit pattern. When the digital bit stream is representative of an idle bit pattern, the digital bit stream is said to represent an IDLE state. When the digital bit stream is not representative of an idle bit pattern (i.e., the digital bit stream is representative of packet data), the digital bit stream is said to represent a DATA
state. To decrease the chance of falsely detecting the presence of an idle bit pattern, the determination can be postponed until several successive symbols of the idle bit pattern have been. detected by framer/idle detector 307.

If framer/idle detector 307 detects that the digital bit stream is representative of packet data (i.e., a DATA state exists), then framer/idle detector 307 de-asserts a control signal (ENTER STANDBY) to disable idle generator circuit 314. Framer/idle detector 307 also generates a digital bit stream which is representative of the received packet data. This digital bit stream is provided to packet queue 318 for further processing. Framer/idle detector 307 is a ZO conventional circuit element well known to those of ordinary skill in the art.
If framer/idle detector 307 determines that the digital bit stream provided by channel decoding circuit 306 is representative of an idle bit pattern (i.e., an IDLE state exists), then receiver circuit 200 enters a standby mode in the following manner. Framer/idle detector 307 does not provide any output bit stream to packet queue 318. Framer/idle detector 307 asserts the ENTER-STANDBY signal which enables idle generator circuit 314. In response, idle generator circuit 314 generates an idle bit pattern as defined by the applicable modem protocol. This idle bit pattern is synchronous with the pattern that receiver circuit 300 expects to receive from the corresponding transmitter circuit.
The idle bit pattern generated by idle generator circuit 314 is also provided to idle symbol predictor circuit 316. In response to the idle bit pattern, idle symbol predictor 316 generates a sequence of expected idle symbols in accordance with the applicable modem protocol. Thus, the idle bit pattern is converted into a stream of expected idle symbols. Alternatively, where the stream of expected idle symbols repeats with a reasonable period, the stream of expected idle symbols can be pre-ccmputed and stored in a able within receiver circuit 300, and accessed when framer/idle detector 307 detects an idle bit pattern.
The sequence of expected idle symbols is provided to a first input terminal of comparator circuit 317.
The second input terminal of comparator circuit 317 is coupled to carrier recovery circuit 304, such that the soft symbols generated by carrier recovery circuit 304 are provided to the second input terminal of carnparator circuit 317. Comparator circuit 317 compares the expected idle symbols received from idle symbol predictor circuit 316 with the soft symbols received from carrier recovery circuit 304. If comparator circuit 317 detects a match, comparator circuit 317 allows processing to continue in standby mode by de-asserting a control signal, EXIT STANDBY. The de-asserted EXIT_STANDBY signal causes receiver circuit 300 to remain in the standby mode. In this manner, the soft symbols provided by carrier recovery circuit 304 are used make the determination as to whether the RECEIVE signal is representative of an IDLE state.
Because the soft symbols are used to determine whether the RECEIVE signal is representative of an IDLE
state, the following elements of receiver circuit 300 can be disabled during the standby mode: symbol decision circuit 305, channel decoder 306, framer/idle detector 307, equalizer update circuit 311 and carrier update circuit 312. As a result, the processing requirements of receiver circuit 300 are greatly reduced when receiver circuit 300 operates in the standby mode. In the described embodiment, the symbol decision circuit 305, channel decoder 306, framer/idle detector 307, equalizer update circuit 311 and carrier update circuit 312 are disabled in response to the asserted ENTER_STANDBY control signal, and are enabled in response to the asserted EXIT STANDBY control signal. To further reduce the processing requirements _. _._~.... . , , . .r of receiver circuit 300 during the standby mode, equalizer 303, carrier recovery circuit 304, timing update circuit 310 and echo canceler 309 can be operated in a reduced precision processing mode while receiver circuit 300 is operating in the standby mode.
Even further reductions are possible by applying well understood sequence estimation concepts. That is, the quality of processing required to make the soft decision can be greatly relaxed during standby mode.
to More specifically, the length of echo canceler 309 can be significantly reduced during standby mode because the resulting uncompensated error will be compensated for by the vastly increased window of comparison implemented by comparator circuit 317. In addition, the frequency of updates within echo canceler 309 can also be reduced. The length of echo canceler 309 can also be reduced since distant echos may now be small enough to be ignored. Similarly, the tolerance requirements for timing update circuit 310 can be greatly relaxed and the length of resampler 302 can be shortened. In many cases, equalizer 303 can be disabled during standby mode. In most other cases, equalizer 303 can be implemented with just a few taps of a FIR filter during standby mode. If the carrier signal is locked to the timing, then the carrier tracking performed by carrier recovery circuit 304 may not be necessary if the target C/I ratio is reduced to approximately 12 d8 to provide an acceptable level of phase fitter. If carrier recovery circuit 304 includes a phase locked loop (PLL) to track a center frequency of the signal provided by equalizer 303, then the update rate of the PLL may be reduced.
a An example of the reduced processing implemented during the standby mode is described in more detail below. The full and.reduc~d precision F~ocessing modes of equalizer 303, carrier recovery circuit 304 and echo canceler 309 can be entered and exited in response to the ENTER_STANDBY and EXIT-STANDBY control signals.
When comparator 317 determines that a soft symbol provided by carrier recovery circuit 304 does not correspond with an expected idle symbol provided by the idle symbol predictor circuit 316, comparator 3I7 asserts the EXIT-STANDBY signal. The asserted EXIT_STANDBY signal is also used to cause receiver circuit 300 to exit the standby mode. Upon exiting the standby mode, symbol decision circuit 305, channel decoder 306, framer/idle detector 307, equalizer update circuit 311 and carrier update circuit 312 are enabled.
In addition, equalizer 303, carrier recovery circuit 304 and echo canceler 309 are returned to their full processing capabilities.
The asserted EXIT-STANDBY signal also causes the most recent history of the digital signal stored in sample buffer 308 to be provided to resampler 302. In the described example, sample buffer 308 initially provides the symbol which was received N symbols before the soft symbol which failed to match the expected idle symbol. Processing then proceeds forward from this previous sample. By reprocessing the most recent history of the digital signal, the probability that useful data is thrown away because of failure to detect the end of the IDLE state is minimized. Moreover, reprocessing the most recent history of the digital signal enables the timing, carrier and equalization update circuits to be restored to the accuracies necessary to operate at the agreed upon transmission rate.
In the foregoing example, receiver circuit 300 must process N symbols of the most recent history of the digital signal two times, once at reduced 3~ processing capability and once at roll processing capability. However, this re-processing enables many r (typically thousands) of idle symbols to be processed at a reduced processing capability. The overall result is a large reduction in the overall processing requirements.
In the foi:egoing manner, receiver circuit 300 is only required t_o ope:rate at full processing capability when the RECEI'JE signal transmits symbols which are representative of data. In a packet based data transmission environment, this can greatly reduce the percentage of 'time during which receive circuit 300 must operate at full processing capability. This reduced processing load on receiver circuit 300 can allow for other processing, such as non-communication processing, to be effected by the same processing resource used by receiver circuit 300, or can be used to reduce power con~~umption of the processing element.
In another embodiment, the reduced processing load on receiver circuit 300 can enable a single processing resource to perform standby idle prediction and detection for multiple lines. In this embodiment, the single processing resource signals other processing resources to schedu=Le for full demodulation processing when the rece:.ved signal enters the DATA state.
One example of the reduced processing possible during standb~l mode will now be described. For example, consider a quadrature amplitude modulation (QAM) modem. Assume that all symbols have the same probability of being transmitted (although this assumption is not necessary to practice the present invention). Each of the symbols can be defined as having a particular location (or signal point) within a signal constellation. The signal points are separated by predetermined distances within the signal constellation.. In the present embodiment, the idle symbol predictor 37.6.determines the location of the .
next expected idle symbol. Idle symbol predictor 316 then defines a predicted region which laterally surrounds the location of this expected IDLE symbol.
The predicted region has a radius, RpREDICTED~ If the soft symbol identified by carrier recovery circuit 304 lies within the predicted region, then this soft symbol will be deemed to have been the expected IDLE symbol. Note that once the transmission of useful data symbols resumes, there is still a chance that the initial data symbol will lie within the predicted region of the next expected IDLE symbol. However, if the entire signal constellation is considered, the probability of the initial data symbol lying within the predicted region of the expected idle symbols can be made small. As a result, the radius RpREDICTED Can be made relatively large, while the chances of incorrectly remaining in the standby mode can be made relatively small.
For example, assume that "Area predicted" is the area of the predicted region (i.e., the area of the region within RpREDICTED of the expected IDLE symbol ) , and that "Area total" is the area of the entire signal constellation. Further assuming that for normal useful data transmission the received symbols would be distributed uniformly over Area-total, then the probability of missing the transition from an IDLE
state to a DATA state is approximately:
P1(miss] - Area predicted/Area_total However, the probability of N useful data symbols tracking N expected IDLE symbols (where N is an integer greater than one) is approximately:
PN(miss] - (Area-predicted/Area total)"

Using sample buffer 308 to maintain a recent history of N samples minimizes the likelihood of missing transitions from the IDLE state to the DATA state.
A specific example is provided below with hypothetical numbers. If Area_predicted/Area_total -1/4 and a sequence of 8 symbols is considered (i.e., N=8), then, PN (miss] - ( 1/4 ) 8 - 1 . S x 10-5 Furthermore, this ratio of Area-predicted/Area_total implies that the quality of processing need only be roughly equivalent to that of quadrature phase shift keying (QPSK) .
If receiver circuit 300 fails to detect the transition from an IDLE state to a DATA state within N
symbols, the initial data packet would be lost.
However, the modem protocol, such as V.42, or a higher level modem protocol would merely request retransmission of the initial data packet. The end result is a brief degradation in data throughput. Most network protocols require that packets have a minimum size, increasing the likelihood of detection of the initial data packet.
The probability of falsely detecting that a DATA
state exists (when an IDLE state actually exists) can be calculated as follows. First, assume a carrier to interference ratio (C/I) of 10.5 dB (with interference being defined as noise plus interference plus equalizer 3o mismatch plus other forms of processing degradation, primarily resulting from reduced processing.
Therefore, the probability of falsely detecting a DATA
state is approximately 1 x 10-3, based on error probability curves for QPSK modulation. The error prcbability curves for QPS:t modulation can be used because QPSK modulation, like the described example, exhibits an Area-Predicted/Area Total ratio of 1/4.
Because there is a relatively low probability of falsely detecting a DATA state, in one variation of the invention, a single detected data symbol causes receiver circuit 300 to transition to the DATA state.
Moreover, if a soft symbol which is actually representative of an expected idle symbol is erroneously determined to be located outside of the predicted region, then receiver circuit 300 merely exits the standby mode resumes more accurate processing of the RECEIVE signal. If the RECEIVE signal is indeed representative of an IDLE state, receiver circuit 300 subsequently detects the IDLE state and re-enters the standby mode. The end result is a brief degradation in computational efficiency.
In the present example, 99.9% (i.e., 1-(1 x 10-3)) of the IDLE state should be detectable. Furthermore, sequential estimation techniques across a set of samples can be used to further decrease the error in idle estimation, if necessary. The associated transmitter circuit can enhance detection of the DATA
states by prefixing new packet transmissions with a preamble to trigger comparator 317.
It is estimated that the previously described optimizations provide an order of magnitude reduction in processing within receiver circuit 300 during the standby mode.
In another embodiment of the present invention, receiver circuit 300 is modified such that comparator 317 receives the equalized digital samples provided by equalizer circuit 303, rather than the soft symbols provided by carrier recovery circuit 304. In this embodiment, conventional differential processing can be performed on the equalized digital samples provided by equalizer circuit 303. This differe:~tial processing determines the actual differences between successive equalized digital samples. In this embodiment, idle symbol predictor 316 is modified to provide predicted differences between successive IDLE symbols (rather than predicted IDLE symbols). Comparator 317 then compares the actual differences provided by equalizer 303 with the predicted differences provided by idle symbol predictor 316 to determine whether the signal received on communication channel 321 is representative of an IDLE state or a DATA state.
The concept of idle detection and idle symbol prediction can be applied to other modulation types in addition to QAM. One example of an alternative modulation type is carrier-less amplitude and phase (CAP) modulation. Another example is pulse amplitude modulation (PAM). PAM can be geometrically viewed as a one dimensional constellation, where the 'areas' described for in QAM example convert to 'line lengths' in PAM.
For multi-carrier techniques such as discrete mufti-tone modulation (DMT) (also known as orthogonal frequency division multiplexing, or OFDM), there is, as in the QAM example, a channel decoding stage out of which the IDLE state can be detected. Assuming that the remote transmitter circuit is a single channel and continues to transmit idle information, subsequent idle symbols at the receiver circuit can be predicted.
Once the IDLE state has been detected, a standby mode can be entered during which only one (or a small subset) of the multiple carriers is processed. If the output of this reduced processing matches properly with the expected continuation of the idle sequence, then the standby mode is maintained. Otherwise, the standby mode is exited and full processing is resumed from a point far enough back in the.input sample buffer to guarantee correct demodulation of the onset of useful data.

In accordance with another embodiment of the invention, the quality of the communication channel 321 can be determined by monitoring various elements within receiver circuit 300. For example, error correction circuitry present in channel decoder 306 can be monitored to determine the quality of the established communication channel 321 (i.e., whether a large or small amount of error correction is being performed).
Another measure of the signal quality is the mean of the square of the quantizer error (i.e., the difference between the input and the output of the symbol decision circuit 305). If the communication channel 321 is determined to be a high quality connection, then the processing within receiver circuit 300 can be reduced.
For example, equalizer 303, carrier recovery circuit 304, timing update circuit 310 and echo canceler 309 can be operated in a reduced precision processing mode when a high quality communication channel 321 exists.
The processing performed by receiver circuit 300 in the reduced precision mode in accordance with this variation is approximately 50 to 25 percent of the processing required in the full processing mode.
In a variation of this embodiment, the quality of the communication channel 321 can be determined using higher protocol layers, and the processing precision of receiver circuit 300 can be adjusted accordingly.
Where a given telephone line is intentionally configured to use reduced symbol rates or relaxed number of bits per symbol, as in the case where subscriber data rates are adjusted according to class of service, then processing within receiver circuit 300 can be reduced.
In another variation, echo canceler 309 can monitor the coefficients which used to generate the echo signal. There are typically a predetermined number of coefficients used to generate the echo ~ .. f signal. If certain coefficients are small enough to be ignored, the number of coefficients used to generate the echo signal can be reduced (with the insignificant coefficients being ignored). As a result, the processing requirements of echo canceler 309 are advantageously reduced.
The previously described methods are based on modem formats that continuously signal on a communication channel, using distinguished idle symbol sequences within the modulation to indicate the absence (and presence) of data.
Alternative Embodiments In accordance with another embodiment of the present invention, the transmitter and receiver circuits provide for direct support of packet traffic, as opposed to continuous bit streams, using low-level modem protocols. The protocol which facilitates this packet traffic will hereinafter be referred to as a burst-mode protocol. In the burst-mode protocol, the transmitter circuit does not transmit idle information as previously described in connection with transmitter circuit I00 (Fig. 1). Instead, the transmitter circuit transmits a predetermined non-idle state signal to indicate that packet data is about to be transmitted, and then transmits the packet data. If the transmitter circuit is not transmitting the predetermined non-idle state signal or packet data, the transmitter circuit does not transmit any signals on the communication.
channel. Stated another way, the transmitter circuit does not transmit idle information. The transmitter circuit only sends information when there is meaningful packet data available to be sent.
Fig. 4 is a block diagram of a receiver circuit 400 in accordance with the. burst-mode protocol. Many of the elements of receiver circuit 400 are similar to elements previously described in connection with receiver circuit 300 (Fig. 3). Thus, similar elements in Figs. 3 and 4 are labeled with similar reference numbers. Thus, receiver circuit 400 includes A/D
converter 301, resampler 302, equalizer 303, carrier recovery circuit 304, symbol decision circuit 305, channel decoder 306, framer/idle detector 307, sample buffer 308, echo canceler 309, timing update circuit 310, equalizer update circuit 311, carrier update 30 circuit 312 and packet queue 318. In addition, receiver circuit 400 includes a non-idle detector circuit 401, which is coupled to receive the output signal provided by summing node 319.
In the burst-mode protocol, the presence of packet data (i.e., an analog signal burst) is immediately preceded by a predetermined signalling on the communication channel (i.e., a non-idle state signal).
This signalling is selected to be detected by non-idle detector 401 without the computational complexity of full demodulation. Three such signalling schemes are discussed below.
First, an easily detected signal, such as a pure tone, can be used to signal the presence of packet data (hereinafter referred to as a DATA state) and the absence of packet data (hereinafter referred to as a NO
DATA state). In the described example, the easily detected signal is prefixed to the onset of the transmission of packet data. Upon detecting the easily detected signal, non-idle detector 401 enables the full processing mode of receiver circuit 400, thereby causing receiver circuit 400 to perform full demodulation on the incoming RECEIVE signal. After the packet data has been received, non-idle detector 401 detects the absence of the easily detected signal (and the packet data) on the communication chGrnel, and in response, enables a reduced processing mode of receiver ~ ~.t circuit 400. To enable the reduced processing mode of receiver circuit 400, non-idle detector 401 disables resarnpler 302, equalizer 303, carrier recovery circuit 304, symbol decision circuit 305, channel decoder 306, S framer/idle detector 307, echo canceler 309, timing update circuit 310, equalizer update circuit 311, carrier update circuit 312 and packet queue 318 of receiver circuit 400, thereby simplifying the modem function when there is no packet data being received (i.e., during the NO DATA state).
In a second scheme, non-idle detector 401 monitors the presence and absence of carrier energy within the communication channel to determine whether packet data is being received. Upon detecting carrier energy within the communication channel, non-idle detector 401 enables the full processing mode of receiver circuit 400. When no carrier energy (or a minimum carrier energy) is detected within the communication channel, non-idle detector 401 enables the reduced processing mode of receiver circuit 400.
In a third scheme, a sub-carrier signal is used to signal the presence and absence of packet data. In this embodiment, the sub-carrier signal is demodulated with much less computational requirements than the packet data. One example of a signalling protocol which uses a sub-carrier signal is multi-carrier modulation (MCM) signalling. One example of multi-carrier modulation signalling is Discrete Multi-Tone (DMT) signalling. Although the receiver circuit used in connection with an MCM signalling protocol (hereinafter an MCM receiver circuit) is different from receiver circuit 400, such an MCM receiver circuit is well known in the art and can be adapted for use with a non-idle detector in the manner described below.
In MCM signalling, the received analog signal consists of multiple sub-channels in the frequency domain. In such a format, one of these sub-channels is used by the associated transmitter circuit to signal the presence of the DATA state. A non-idle detector circuit is coupled to receive the selected sub-channel of the incoming MCM signal. Upon detecting the sub-channel signalling, the non-idle detector circuit causes the receiver circuit to enter into a full processing mode, in which the received analog signal is processed using the full processing capabilities of the receiver circuit. After the packet data has been transmitted, the sub-channel signal is de-asserted.
Upon detecting the absence of the sub-channel signal, the non-idle detector enables a reduced processing mode within the receiver circuit.
In the foregoing schemes, receiver circuit 400 (or the MCM receiver circuit) operates with a reduced level of processing to monitor the communication channel to detect the presence of a DATA state. After a timeout period has expired, the communication channel can automatically be assigned to a call-inactive status, and the detection processing performed by non-idle detector 401 can be reduced. The associated transmitter circuit can then initiate a session by transmitting a non-idle state signal long enough.to ensure that non-idle detector 401 detects the subsequent DATA state. Alternatively, receiver circuit 400 can periodically poll the other end of the communication channel (i.e., the associated transmitter circuit), and only enable non-idle detector 401 during a window following each poll.
Alternatively, receiver circuit 400 can periodically enable the non-idle detector 401 during predetermined time intervals which can be used by the remote transmitter circuit to signal the transmission of a packet. A periodic poll or some other timing signal would be used to maintain synchronization of _...~.....-...u.._.._w~.._. ~ i these time intervals between receiver circuit 400 and the remote transmitter circuit. In the case of a multi-line access network access circuit (described in more detail below in connection with Fig. 5), the time intervals can be staggered across the multiple lines such that idle detection can be shared across those lines. In this manner, the processing requirements of the receiver circuit 400 are further reduced.
In a particular embodiment, receiver circuit 400 is implemented in software in a subscriber's personal computer (PC). In this embodiment, the processing resources required to implement receiver circuit 400 are greatly reduced during the NO DATA state. For example, when receiver circuit 400 demodulating a standard V.34 signal is in the full processing mode (i.e., during a DATA state), approximately 40 percent of a 100 MHz Pentium'' PC's computing resources may be consumed by the implementation of receiver circuit 400:
However, during the reduced processing mode (i.e., during a NO DATA state), this percentage can be reduced by approximately one order of magnitude.
As previously described, when no packet data is being received, there is a statistically significant reduction in the amount of processing required within receiver circuit 400. This reduction in processing can be used to reduce power consumption.
In accordance with another aspect of the invention, the quality of communication channel 321 can be-determined in the manner previously described in connection with receiver circuit 300 (Fig. 3). If the quality of communication channel 321 is determined to be relatively high, then the processing within receiver circuit 400 can be reduced in the manner previously described in connection with receiver circuit 300.
In accordance with another aspect of the invention, when using the burst-mode protocol, the local transmitter circuit associated with receiver circuit 400 will not be continuously transmitting.
During the periods when the local transmitter circuit is not transmitting local transmit data, there is no possibility of an echo signal on communication channel 321. Accordingly, echo canceler 309 can be disabled when the local transmitter circuit is not transmitting packet information, thereby further reducing the processing requirements of receiver circuit 300.
In another embodiment, receiver circuit 400 is used in a telephone company central office to implement a multi-line network access circuit (I.e., increase the number of lines that can be handled by a single DSP
resource). Fig. 5 is a block diagram of a multi-line network access circuit 500 which can be located in a central office. In another embodiment, multi-line network access circuit 500 can be used by an Internet service provider (ISP). Multi-line network access circuit 500 includes a first number N of incoming communication channels 401-405 (e. g., telephone lines), a corresponding number of A/D converters 411-415 and buffers 421-425, a switch matrix 440, a second number M
of digital signal processing resources 431-433, a non-idle detector circuit 450 and DSP allocation and scheduling circuit 451. In the described embodiment, N
is an integer greater than one, and M is an integer greater than or equal to one. In a particular example, N is equal to 100, while M is equal to 10. The ratio of.N:M is referred to as the concentration ratio. The larger the concentration ratio, the fewer the number of DSP resources required to support a large number of incoming signal lines. In the described embodiment, the concentration ratio is greater than 1:1.
Each of the corresponding telephone lines 401-405 is coupled to a corresponding subscriber (r_ot shown).
Each subscriber has one or more transmitter circuits r ... I . T

which transmit non-idle state signalling and packet data on the corresponding line in accordance with the burst mode protocol previously described. Each of lines 401-405 is coupled to a dedicated A/D converter 411-415. Each of A/D converters 411-415 is substantially equivalent to the previously described A/D converter 301 (Figs. 3 and 4?. Typically, each of A/D converters 411-415 is located within a codec which also includes a corresponding D/A converter (not shown).
Each of the A/D converters 411-415 is coupled to a dedicated buffer circuit 42I-425. Each of buffer circuits 421-425 operates in a first in, first out manner, and stores a plurality of samples of the incoming signals. Buffer circuits 421-425 are coupled to switch matrix 440. Switch matrix 440 is controlled to provide the output signals from each of buffers 421-425 to non-idle detector 450. Non-idle detector 450, which includes N non-idle detector circuits (one for each of lines 401-405), monitors the signals provided by buffer circuits 421-425. In response, non-idle detector 450 determines which of the lines 401-405 are in a DATA state and which of the lines 401-405 are in a NO DATA state. At any given time, it is probable that only a few (if any) of the lines 401-405 will be in the DATA state. As a result, it is possible to multiplex the packet data on the plurality of lines 401-405 into a single one of the DSP circuits 431-433.
In the described embodiment, each of DSP circuits 431-433 includes the following elements which were previously described in connection with receiver circuits 300 and 400 (Figs. 3 and 4): resampler 302, equalizer 303, carrier recovery circuit 304, symbol decision circuit 305, channel decoder 306, framer/idle detector 307, ~ample.buffer 308, echo canceler 309, timing update circuit 310, equalizer update circuit 311, carrier update circuit 312, and summing node 319.
Non-idle detector 450 generates a plurality of control signals which are provided to DSP allocation and scheduling circuit 451. These control signals indicate which of the lines 401-405 are carrying packet data at any given time. In response to the control signals, DSP allocation and scheduling circuit 451 routes the received packet data from buffers 421-425 to DSP circuits 431-433. DSP circuits 431-433 operate in the manner previously described in connection with Figs. 3 and 4 to provide demodulated bit streams. The demodulated bit streams provided by DSP resources 431-433 are routed over digital switching circuitry to an end destination, such as Internet service provider ( ISP) .
The following example will further illustrate how DSP allocation and scheduling circsit 451 routes the received packet data. Fig. 6 is a schematic diagram of packet data received on lines 401-405. In this example, data packets 601, 602 and 603 are simultaneously transmitted on lines 401, 402 and 403, respectively. At this time, lines 404 and 405 are in a NO DATA state. Non-idle detector 450 detects the presence of data packets 601, 602 and 603 in accordance with one of the previously described non-idle signalling schemes. Non-idle detector 450 transmits control signals to DSP allocation and scheduling circuit 451 indicating the presence of packet data on lines 401, 402 and 403. In response, DSP allocation and scheduling circuit 451 controls switch matrix 440 to route the output signals from lines 401, 402 and 403 to different ones of DSP circuits 431-433. For example, the packet information on line 401 can be routed to DSP circuit 431,.the packet information on line 402 can be routed to DSP circuit 432, and the .....,_..~,_ . . r I . ~

packet information on line 403 can be routed to DSP
circuit 433.
Subsequently, data packets 604, 605 and 606 are received on lines 402, 403 and 404, respectively.
Again, non-idle detector 450 detects these data packets 604-606, and informs DSP allocation and scheduling circuit 451. In response, DSP allocation and scheduling circuit 451 controls switch matrix 440 to route the data packets 604, 605 and 606 to different DSP circuits 431-433. For example, data packet 604 on line 402 can be routed to DSP 432, data packet 605 on line 403 can be routed to DSP 433, and data packet 606 on line 404 can be routed to DSP 431. In this manner, DSP 431 is used to process packet data from both line 401 and line 404 (i.e., data packets 601 and 606).
Subsequently, data packets 607 and 608 are received on lines 401 and 404, respectively. Again, non-idle detector 450 detects these data packets 607-608, and informs DSP allocation and scheduling circuit 451. DSP allocation and scheduling circuit 451 controls switch matrix 440 to route data packets 607 and 608 to different DSP circuits 431-433. For example, data packet 607 on line 401 can be routed to DSP 431 and data packet 608 on line 404 can be routed to DSP 432. In this manner, DSP 432 is used to process packet data from bath line 402 and line 404 (i.e., data packets 602, 604 and 608).
DSP allocation and scheduling circuit 451 establishes and removes the previously described routing connections by a scheduling algorithm that uses information about queue occupancy and link activity detection to identify those lines that have data to process.
In accordance with the foregoing description, each of DSP resources 431-433 is capab'_e of processing packet information from a plurality of lines 401-405.

To facilitate such processing, each of DSP resources 431-433 stores several sets of update coefficients.
Each set of update coefficients corresponds with a particular communication channel established on one of line 401-405. For example, if DSP resource 431 is processing packet data received on lines 401 and 404, then DSP resource stores two sets of update coefficients. A first set of update coefficients is selected in view of the operating characteristics of the session established on line 401 and a second set of update coefficients is selected in view of the operating characteristics of the session established on line 404. The first set of update coefficients is enabled within DSP resource 431 when receiving packet data on line 401, and the second set of update coefficients is enabled within DSP resource 431 when receiving packet data on line 404. The various sets of update coefficients are enabled by DSP allocation and scheduling circuit 451. Each set of update coefficients include the update coefficients associated with timing update circuit 310, equalizer update circuit 311 and carrier recovery update circuit 312 within the DSP resource (Figs 3 and 4).
By storing the update coefficients associated with the various communication channels, DSP resources 431-433 can quickly become operational upon receiving packet information (because the update coefficients do not need to be re-established). This scheme works well because the same communication link, having relatively constant signal transmission characteristics, exists on lines 401-405 for the duration of each session.
One result of the previously described multi-line network access circuit 500 is a reduction in the real-time digital signal processing requirements. In conventional systems,. sufficient DSP resources must ~e dedicated to each line to continuously perform the full -3s-_.~_v...~__..-..a..~....~_-.~.~._~_..._ . r .. _ , .

modem function. However, within multi-line network access circuit 500, most of the DSP resources 431-433 are freed up for most of the time, and can be applied to other lines that have active packet traffic.
Given a system designed with a certain concentration ratio, such as 10:1, there is some probability that more than 10 percent of the lines 401-405 may be receiving packet information at the same time. By design, this probability is minimized to an acceptable level, by controlling the concentration ratio based on observed or predicted traffic intensities.
In existing systems with session-based concentration mechanisms (such as call-connection used in voice and ISDN networks), when the offered traffic load instantaneously exceeds the available resources, communication is blocked. However, in accordance with the present invention, buffers 421-425 store input samples for subsequent full precision processing. Such buffering allows communication to proceed during periods of instantaneous oversubscription with the introduction of some additional latency. As long as DSP resources 431-433 have sufficient capacity over the buffer time period to process all of the received packet information, no packet information will be blocked.
In the described embodiment, input samples for each of lines 401-405 are stored in corresponding buffer circuits 421-425. DSP allocation and scheduling circuit 451 implements a service queue model to schedule the processing of the input samples within DSP
resources 431-433. Buffer circuits 421-425 enable the smoothing of instantaneous packet traffic peaks, where packets arrive on many of the lines 401-405 coincidentally. The scheduling capability can be used with a Quality of Service policy mechanism to allocate DSP resources 431-433 to those lines 401-405 that require lower latency and/or lower retransmission rate.
Additionally, this invention includes a signalling method from the system of DSP resources 431-433 back to each of the modems coupled to communication channels 401-405. This signalling method is used to indicate the buffer fill level and can be used by the remote modems to temporarily reduce the packet transmission rates, thereby controlling the oversubscription of the system.
In accordance with another embodiment of the invention, the burst-mode protocol effectively enables mufti-drop operation. In mufti-drop operation, multiple modems connected are connected to the same communication channel using time-division multiplexing.
For example, in accordance with mufti-drop operation, a subscriber can operably couple more than one modem to a single telephone line. Fig. 7 is a schematic diagram of a mufti-drop configuration which includes modems 1001-1003 in the subscriber's residence 1010, and modem 1004 in the telephone company central office 1011.
Modems 1001-1004 are coupled by a twisted pair telephone line 1012. Each of modems 1001-1004 include a transmitter circuit and a receiver circuit which operate in accordance with the previously described burst-mode protocol. Because the transmitter circuits in modems 1001-1004 do not generate IDLE symbols in accordance with the burst-mode protocol, these transmitter circuits do not introduce any traffic onto telephone line 1012 during the time that the transmitter circuits of modems 1001-1004 are not transmitting packets. As a result, any of the transmitter circuits of modems 1001-1004 can establish a session on telephone line 1012 as follows.
First, the transmitter circuits coupled to the common line 1012 can transmit packets whenever r necessary. However, this may introduce collisions between packet information sent by the transmitter circuits. A better solution is to use a carrier sense multiple access (CSMA) scheme, where each transmitter circuit listens to the communication channel prior to sending packet information. A common extension to CSMA
is CSMA/CD in which transmissions are immediately terminated if collisions are detected. Such CSMA
schemes are commonly used in the ethernet field. These l0 CSMA schemes enable effective communication between all modems connected to a single telephone twisted pair wire (e. g., line 401), including a plurality of modems in the subscriber's home (or business) and a modem in the telephone company central office (e. g., the modem which includes DSP resource 431).
An alternative to the contention based protocols described above are a class of schemes commonly referred to as reservation based protocols. Applying these well known techniques, multiple modems would use a separate arbitration channel to decide which modem gains access to the channel.
In an alternative embodiment, multi-drop access is provided by implementing well known time division multiple access (TDMA) techniques in which every transmitter circuit is assigned a fixed time slot during which to transmit packet information. The advantage of this scheme is ease of implementation.
In yet other embodiments, multi-drop access is provided by implementing conventional frequency division multiple access (FDMA) schemes, code division multiple access (CDMA) arbitration schemes, or data sense multiple access (DSMA) schemes.
In accordance with another aspect of the present invention, the burst-mode protocol enables multiple transmitt'r circuits to transfer data at different rates in a rate adaptive manner. Fig. 8 is a schematic representation of packet information which is transmitted by transmitter circuits in accordance with the burst-mode protocol of the present embodiment. In the described example, it is assumed that packet 700 is transmitted by the transmitter circuit of modem 1001.
This packet 700 can be transmitted to any one or more of the other modems 1002-1004. Packet 700 includes a preamble 701 and a main body 702. Packet 700 is transmitted using a gated modulation or gated carrier signal. Preamble 701, which is approximately 20 to 100 symbols in length, includes information identifying the nature of the packet 700. For example, preamble 701 can include information which identifies: (1) a version or type field for the preamble, (2) packet source and destination addresses, (3) the Line code (i.e., the modem protocol being used), (4) the data rate, (5) error control parameters, (6) packet length and (7) a timing value for the expected reception slot of a subsequent packet.
The receiver circuits of the modems 1002-1004 coupled to the telephone line 1012 detect the information present in the preamble 701 and establish synchronization at the beginning of the packet 700. In the described embodiment, all preambles are transmitted at a relatively low, common transmission rate. The preamble 701 contains information which identifies the data rate of the main body 702 of the packet. For example, the preamble 701 may indicate that the main body 702 of the packet 700 includes data which is being transmitted at a higher data rate. The transmitter circuit of modem 1001 then transmits the main body 702 of the packet 700 at this higher rate. The receiver circuit identified by the destination address of preamble 701 receives the main body 702 of the packet 700 ~.t the rate identified~in the preamble 701.

_... ._.._..u. .....~.w...- . r i . i Returning to Fig. 8, packet 710 is representative of a packet sent by a second transmitter circuit. In the described example, packet 710 is transmitted by modem 1004 in the central office 1011 to one or more of the modems 1001-1003 in the subscriber's residence 1010. Packet 710 includes preamble 711 and main body 712. Preamble 711 includes information which is transmitted at the same rate as the information of preamble 701. However, preamble 711 indicates that the main body 712 is transmitted at a second data rate, which is different from the data rate of the main body 702 of packet 700.
Because the receiver circuits are informed of these different data rates prior to receiving main body 702 and main body 712, the receiver circuits are able to adjust for these different data rates. More specifically, preamble 711 can be used to select a different set of update coefficients for use within the receiver circuit to process main body 712.
The previously described rate adaptive protocol allows both simple devices (which communicate at a relatively low speed) and complex devices (which communicate at a relatively high speed) to be operably coupled to a single telephone line at the same time.
For example, modem 1001 can be located in a personal computer, while modem 1002 can be located in a "smart toaster" or similar appliance.
The previously described rate adaptive protocol allows a multi-line network access circuit to take advantage of reduced processing required for receiving packets that have a lower data rate in their main body.
For example, an operator may offer subscribers lower rates in exchange for limiting packet traffic to lower data rates during certain times or under certain classes of service.

When the preamble in a burst-mode packet includes the destination address of the packet, the receiver circuits can monitor the destination address of the packet, and in response, filter packets which do not need to be demodulated, thereby reducing the processing requirements of the receiver circuits. In addition, when the preamble in a burst-mode packet includes a source address of the packet, the receiver circuit can recall appropriate stored configuration parameters to speed the acquisition/demodulation of the packet.
As previously described, the preamble can also contain error control information that will be used by the main bady of the packet. Using this scheme, the same modem can accommodate both "expensive" error control schemes such as might be required for video applications, as well as "inexpensive" error control schemes which might be used for traditional packet traffic. Another portion of the error control information can be used to "request an acknowledgement"
from the receiver circuit. If the received packet is acceptable, then the receiver circuit will cause an acknowledge (ack) signal to be transmitted to the modem residing at the source address. If the received packet is not acceptable, then the receiver circuit will cause a no acknowledge (nack) signal to be transmitted to the modem residing at the source address.
Fig. 9 is a block diagram of a multi-line network access circuit 800 in accordance with another embodiment of the present invention. In general, mufti-line network access circuit 800 facilitates the transmission of packet information from a source which generates digital packet information (e. g., an Internet service provider) to a subscriber's modem which operates in response to a conventional modem protocol (I.e., packet data interlEaved with idle information).
Mufti-line network access circuit 800 includes D/A

I I ' Y

converters 511-515, switch matrix 530, DSP resources 531-533, Gammon idle generator 535, input packet processor 540, DSP allocation and scheduling circuit 541, multiplexer 550 and buffer circuits 561-563.
Multiplexer 550 is coupled to a plurality of Internet service providers (ISPs) 551-553 through buffer circuits 561-563. The present invention is not limited to ISPs, but can be extended to any source which transmits digital packet data. Moreover, although three ISPs 551-553 are illustrated, it is understood that many other sources can be coupled to multiplexes 550.
Packets arriving from ISPs 551-553 are stored in the corresponding input buffers 561-563. The input packet processor 540 examines the destination addresses associated with the incoming packets stored in buffers 561-563. In response to these destination addresses, input packet processor 540 determines which subscriber telephone line 501-505 is to receive the packet. This information is transmitted to DSP allocation and scheduling circuit 541. In response, DSP allocation and scheduling circuit 541 selects one of the DSP
resources 531-533 to modulate the packet data, and sends control signals to multiplexes 550, thereby routing the packets from the input buffers 561-563 to the selected DSP resources 531-533. DSP allocation and scheduling circuit 541 also controls switch matrix 530 to couple DSP resources 531-533 and common idle generator 535 to D/A converters 511-515. Each of the D/A converters 511-515 is coupled to a corresponding telephone line 501-505. Each of telephone lines 501-505 is connected to a subscriber who has a receiver circuit that is capable of receiving packet data and idle information. The following example will clarify the operation of multiplexes 550 and switch matrix 530.
Fig. 10 is a schematic diagram of packet data received from ISPs 551-553. In this example, ISPs 551 and 552 simultaneously transmit data packets 901 and 902, respectively. At this time, ISP 553 is not transmitting a data packet. Packets 901 and 902 are received in input buffers 561 and 562, respectively.
Input packet processor 540 detects the arrival of data packets 901 and 902, notifies DSP allocation and scheduling circuit 541. In response, DSP allocation and scheduling circuit 541 selects which DSP resource will process each packet. In the present example, packet 901 is routed to DSP resource 531 and data packet 902 is routed to DSP resource 532, although any other combination of resource assignment is possible, including the allocation of both packets 901 and 902 to a single DSP resource.
In addition, DSP allocation and scheduling circuit 541 controls switch matrix 530 as follows. Assume that the data packet 901 transmitted by ISP 551 is intended for a subscriber connected to telephone line 504 and that data packet 902 is intended for a subscriber connected to telephone line 501. In this case, switch matrix 530 is controlled to couple DSP resource 531 to D/A converter 514. In addition, switch matrix 530 is controlled to couple DSP resource 532 to D/A converter 511. At the same time, switch matrix 530 is controlled to couple the remaining active D/A converters 512, 513 and 515 to common idle generator 535. Common idle generator 535 generates a stream of idle information in accordance with a conventional modem protocol. In one embodiment, common idle generator 535 generates the stream of idle information in the manner previously described in connection with idle generator 314 and idle symbol predictor 316 (Fig. 4). In another embodiment, where the stream of expected idle informatio:~ repeats with a~reasonable period, the stream of expected idle information can be pre-computed _.... ......... ~ ~ . ~

and stored in a buffer memory within common idle generator 535. This buffer memory is then accessed when common idle generator 535 is to generate the common idle signal.
As a result, data packet 902 is transmitted on telephone line 501, data packet 901 is transmitted on telephone line 504, and idle information is transmitted on telephone lines 502, 503 and 505. After the transmission of data packets 901 and 902 is complete, DSP allocation and scheduling circuit 541 causes switch matrix 530 to couple D/A converters 511 and 514 to common idle generator 535, thereby transmitting idle information on lines 501 and 504.
In the foregoing manner, only one DSP resource (i.e., common idle generator 535) is required to generate idle information for a relatively large number of telephone lines. This advantageously results in a reduced amount of processing within multi-Line network access circuit 800, when compared with prior art 2o systems which require a dedicated idle generator for each of telephone lines 501-505.
Multi-line network access circuit 800 also facilitates an efficient multi-cast transmission.
scheme. Assume that ESP 553 is to transmit the same data packet 903 (Fig. 10) to each of telephone lines 501-505. To accomplish this, multiplexer 550 is controlled to route the data packet to one of DSP
resources 531-533 (e.g., DSP resource 531). DSP
allocation and scheduling circuit 541 causes switch matrix 530 to route the output signal provided by DSP
531 to each of D/A converters 511-515. As a result, the data packet is simultaneously multi-cast on telephone lines 501-505 using a single one of DSP
resources 531-533 (See, Fig. 10).
Multi-cast date -packets can be interleaved with uni-cast data packets (i.e., data packets which are transmitted to a single subscriber) using synchronous or asynchronous methods. In a synchronous method, the multi-cast data packets are transmitted from a common buffer in a time aligned manner on all of the lines 501-505. In this method, the common buffer is continuously loaded by the selected DSP resource. This requires that time slots be reserved across the set of channels for mufti-cast data, and that DSP allocation and scheduling circuit 541 control the uni-cast data transmissions to not overlap with the time slots reserved for mufti-cast data transmission.
In an asynchronous method, the mufti-cast and uni-cast data samples for each channel are stored in a buffer associated with the channel. Each of lines 501-505 is driven by data stored in a corresponding buffer.
This enables the mufti-cast data to be sent at different times on each individual line, removing the time slot reservation restriction of the previously described synchronous method.
In one variation, common idle generator 541 is eliminated from mufti-line network access circuit 800, such that idle information is not inserted between the packet data. In this variation, the receiver circuits coupled to lines 501-505 are replaced with receiver circuits which operate in response to the previously described burst-mode protocol. The non-idle signalling required to indicate the presence of a DATA state in accordance with the burst-mode protocol is performed within mufti-line network access circuit 800. For example, this signalling can be implemented by the individual DSP resources 531-533 or by a common signalling circuit (not shown) which is controlled by DSP allocation and scheduling circuit 541.
An alternative configuration of mufti-line access circuit 800 includes multiple nodems that do not include D/A converters 511-515, but instead provide ~ , ~.

WO 98/51067 PCTlUS98/09207 aggregated digital signals directly to a digital trunk line of the telephone network. The previously described techniques apply to this configuration as well. Similarly, A/D converters 411-4I5 can be eliminated from multi-line network access circuit 500 (Fig. 5). In such an embodiment, multi-line network access circuit 500 receives aggregated digital signals directly from a digital trunk line of the telephone network.
Although the invention has been described in connection with several embodiments, it is understood that this invention is not limited to the embodiments disclosed, but is capable of various modifications which would be apparent to one of ordinary skill in the art. For example, although the present modems have been described in terms of codecs and DSP chips, it is understood that the modems in accordance with the present invention can be implemented entirely by software within a conventional X86 or X86 with MMX
processor. Moreover, although the present invention has been described in connection with communication channels which are telephone lines, it is understood that other types of communication channels can be used to implement the present invention. In addition, although the present invention has been described in connection with selected modulation techniques (i.e., QAM and MCM) it is understood that other modulation techniques, such as carrier-less amplitude and phase (CAP) modulation, can be used. Moreover, although the receiver circuits 300 and 400 (Figs. 3 and 4) have been described as having a resampler 302, it is understood that in embodiments which process baud synchronous samples, the resampler 302 can be eliminated from these receiver circuits. Thus, the invention is limited only by the following claims.

Claims (15)

What is claimed is:
1. A method for operating a modem on a communication channel the method comprising the steps of:
receiving a continuous analog signal transmitted on the communication channel with a receiver circuit of the modem, the analog signal comprising packet information and idle information;
detecting the presence of the idle information with the receiver circuit;
entering a standby mode within the receiver circuit upon detecting the presence of the idle information, wherein an amount of processing performed by the receiver circuit is reduced during the standby mode;
reducing the amount of processing performed by selected circuitry within the receiver circuit when the receiver circuit is in the standby mode;
wherein the receiver circuit comprises an echo canceler, the method further comprising the step of reducing a length of the echo canceler when the receiver circuit is in the standby mode.
2. The method of Claim 1, wherein the receiver circuit comprises an equalizer, the method further comprising the step of reducing the processing requirements of the equalizer when the receiver circuit is in the standby mode.
3. A method for operating a modem on a communication channel, the method comprising the steps of:
receiving a continuous analog signal transmitted on the communication channel with a receiver circuit of the modem, the analog signal comprising packet information and idle information;
detecting the presence of the idle information with the receiver circuit; and entering a standby mode within the receiver circuit upon detecting the presence of the idle information, wherein an amount of processing performed by the receiver circuit is reduced during the standby mode;
wherein the step of detecting further comprises the steps of:

fully demodulating the analog signal with the receiver circuit to provide a digital bit stream;
determining whether the digital bit stream corresponds with a predetermined idle bit stream;
wherein the step of entering the standby mode further comprises the step of entering the standby mode if the digital bit stream corresponds with the predetermined idle bit stream; and generating an idle bit pattern if the digital bit stream corresponds with the predetermined idle bit stream;
converting the idle bit pattern to a plurality of expected idle symbols;
comparing the expected idle symbols with a plurality of soft symbols which are generated by the receiver circuit at a reduced processing power in response to the analog signal; and remaining in the standby mode as long as the expected idle symbols match the soft symbols.
4. The method of Claim 3, further comprising the step of exiting the standby mode when an expected idle symbol does not match a corresponding soft symbol.
5. The method of Claim 4, further comprising the steps of:
storing a most recent history of the analog signal in a buffer; and accessing the buffer after the step of exiting the standby mode, thereby enabling the receiver circuit to process the most recent history of the analog signal.
6. A method for operating a modem on a communication channel, the method comprising the steps of:
receiving a continuous analog signal transmitted on the communication channel with a receiver circuit of the modem, the analog signal comprising packet information and idle information;
detecting the presence of the idle information with the receiver circuit; and entering a standby mode within the receiver circuit upon detecting the presence of the idle information, wherein an amount of processing performed by the receiver circuit is reduced during the standby mode;
wherein the step of detecting further comprises the steps of:
fully demodulating the analog signal with the receiver circuit to provide a digital bit stream; and determining whether the digital bit stream corresponds with a predetermined idle bit stream;
wherein the step of entering the standby mode further comprises the step of entering the standby mode if the digital bit stream corresponds with the predetermined idle bit stream; and generating an idle bit pattern if the digital bit stream corresponds with the predetermined idle bit stream;
converting the idle bit pattern to a plurality of expected differences between successive idle symbols;
comparing the expected differences with a plurality of actual differences between successive idle symbols which are generated by the receiver circuit at a reduced processing power in response to the analog signal; and remaining in the standby mode as long as the expected differences correspond with the actual differences.
7. A method for operating a modern on a communication channel, the method comprising the steps of:
receiving a continuous analog signal transmitted on the communication channel with a receiver circuit of the modem, the analog signal comprising packet information and idle information;
detecting the presence of the idle information with the receiver circuit; and entering a standby mode within the receiver circuit upon detecting the presence of the idle information, wherein an amount of processing performed by the receiver circuit is reduced during the standby mode;
wherein the step of detecting further comprises the steps of:

fully demodulating the analog signal with the receiver circuit to provide a digital bit stream;
determining whether the digital bit stream corresponds with a predetermined idle bit stream;
wherein the step of entering the standby mode further comprises the step of entering the standby mode if the digital bit stream corresponds with the predetermined idle bit stream; and accessing a memory which stores a repetitive pattern of expected idle symbols if the digital bit stream corresponds with the predetermined idle bit stream;
comparing the expected idle symbols with a plurality of soft symbols which are generated by the receiver circuit at a reduced processing power in response to the analog signal; and remaining in the standby mode as long as the expected idle symbols match the soft symbols.
8. A receiver circuit for use in a modem, the receiver circuit comprising:
an analog to digital (A/D) converter for receiving an analog signal which comprises packet information and idle information;

a carrier recovery circuit coupled to the A/D converter, wherein the carrier recovery circuit provides soft symbol decisions regarding the identity of the packet information and idle information;
a symbol decision circuit coupled to the carrier recovery circuit, wherein the symbol decision circuit provides hard symbol decisions regarding the identity of the packet information and idle information;
an idle detector circuit coupled to the symbol decision circuit, wherein the idle detector circuit detects the presence of idle information in response to the hard symbol decisions provided by the symbol decision circuit, and wherein the idle detector circuit instructs the receiver circuit to enter a reduced processing mode upon detecting the presence of idle information;
an idle generator circuit coupled to the idle detector circuit, wherein the idle generator circuit generates an idle bit pattern when the idle detector detects the presence of the idle information;

an idle symbol predictor coupled to the idle generator circuit, wherein the idle symbol predictor provides a plurality of expected idle symbols in response to the idle bit pattern; and a comparator coupled to the idle symbol predictor and the carrier recovery circuit, wherein the comparator compares the expected idle symbols with the soft symbol decisions, wherein the comparator causes the receiver circuit to remain in the standby mode as long as the expected idle symbols match the soft symbol decisions and wherein the comparator causes the receiver circuit to exit the standby mode when an expected idle symbol does riot match the soft symbol decision.
9. A receiver circuit for use in a modem, the receiver circuit comprising:
an analog to digital (A/D) converter for receiving an analog signal which comprises packet information and idle information;
an equalizer circuit coupled to the A/D converter, wherein the equalizer circuit provides actual equalized digital samples which correspond to the identity of the packet information and idle information;
a symbol decision circuit coupled to the equalizer circuit, wherein the symbol decision circuit provides hard symbol decisions regarding the identity of the packet information and idle information;
an idle detector circuit coupled to the symbol decision circuit, wherein the idle detector circuit detects the presence of the idle information in response to the hard symbol decisions provided by the symbol decision circuit, and wherein the idle detector circuit instructs the receiver circuit to enter a reduced processing mode upon detecting the presence of idle information;
an idle generator circuit coupled to the idle detector circuit, wherein the idle generator circuit generates an idle bit pattern when the idle detector detects the presence of idle information;
an idle symbol predictor coupled to the idle generator circuit, wherein the idle symbol predictor provides a plurality of expected equalized digital samples associated with expected idle symbols in response to the idle bit pattern; and a comparator coupled to the idle symbol predictor and the equalizer circuit, wherein the comparator compares the expected equalized digital samples with the actual equalized digital samples, wherein the comparator causes the receiver circuit to remain in the standby mode as long as the expected equalized digital samples match the actual equalized digital samples, and wherein the comparator causes the receiver circuit to exit the standby mode when an expected equalized digital sample does not match an actual equalized digital sample.
10. A method for transferring information on a telephone line, the method comprising:
modulating packets of digital information by a first transmitter circuit, wherein the packets of digital information are converted into first analog signal bursts of discrete duration, and wherein the first transmitter circuit is coupled to a first telephone line;
providing no signal from the first transmitter circuit to the first telephone line between the first analog signal bursts;
modulating packets of digital information by a second transmitter circuit, wherein the packets of digital information are converted into second analog signal bursts of discrete duration, and wherein the second transmitter circuit is coupled to a second telephone line;
providing no signal from the second transmitter circuit to the second telephone line between the second analog signal bursts;
monitoring the first and second telephone lines with a multi-line network access circuit;
detecting the presence and absence of the first and second analog signal bursts on the telephone line by a non-idle detector of multi-line network access circuit;
demodulating the first and second analog signal bursats with a single receiver circuit of the multi-line network access circuit when the non-idle detector detects the presence of the first and second analog signal bursts on the telephone line;
and disabling the demodulating within the receiver circuit when the no-idle detector detects the absence of the first and second analog signal bursts on the telephone line.
11. The method of Claim 10, further comprising the step of buffering the first and second analog signal bursts within the multi-line network access circuit.
12. The method of Claire 10, further comprising the steps of:
selecting a first set of operating coefficients within the receiver circuit to process the first set of analog signal bursts; and selecting a second set of operating coefficients within the receiver circuit to process the second set of analog signal bursts.
13. A method of operating a modem, having a receiver circuit including demodulation circuitry, the receiver circuit coupled to a communication channel during a continuous call connection, the method comprising the steps of:
receiving a continuous analog signal from the communication channel, the analog signal including interspersed packet portions and non-packet portions;
detecting non-packet portions of the analog signal; and deactivating substantial portions of the demodulation circuitry when analog signal non-packet portions are detected within a continuous call connection;
the demodulation circuitry including a symbol decision circuit, a channel decoder and a framer, wherein the deactivating step includes deactivating the symbol decision circuit, the channel decoder and the framer when analog signal non-packet portions are detected within a continuous call connection; and the receiver circuit further including an echo cancellation circuit having a tap length, the method further including the step of reducing the tap length of the echo cancellation circuit when analog signal non-packet portions are detected within a continuous call connection.
14. A data communication system comprising:
a communication channel;
a continuous analog signal including interspersed packet portions and non-packet portions;
a modem, coupled to the communication channel and including receiver circuitry for receiving the continuous analog signal during a continuous call connection, the receiver circuitry further including detector means for identifying the presence of a packet portion within said continuous call connection, the receiver circuitry further including demodulation circuitry, the demodulation circuitry activated to demodulate the continuous analog signal when the detector means determines the presence of a packet portion, the demodulation circuitry substantially deactivated when the detector means determines the absence of a packet portion;
carrier recovery circuitry configured to develop soft symbolic decisions corresponding to information contained within packet portions and non-packet portions;
symbol decision circuitry configured to develop hard symbolic decisions corresponding to information contained within packet portions and non-packet portions;
detection circuitry coupled to the symbol decision circuitry, detection circuitry configured to detect the presence of non-packet portion information in response to the hard symbolic decisions, the detection circuitry asserting a deactivation signal to the demodulation circuitry upon detecting the presence of non-packet portion information;
pattern generation circuitry activated by the detection circuitry and generating a predefined bit pattern upon the detection circuitry detecting the presence of non-packet portion information;
idle symbol generation circuitry, coupled to the pattern generation circuitry and generating a plurality of expected idle symbols in operative response to the predefined bit patterns; and comparison circuitry coupled to compare expected idle symbols with soft symbolic decisions, comparison circuitry asserting a signal which maintains the demodulation circuitry in a substantially deactivated state so long as the expected idle symbols correspond to the soft symbolic decisions.
15. A data communication system comprising:
a communication channel;
a continuous analog signal including interspersed packet portions and non-packet portions;

a modem, coupled to the communication channel and including receiver circuitry for receiving the continuous analog signal during a continuous call connection, the receiver circuitry further including detector means for identifying the presence of a packet portion within said continuous call connection, the receiver circuitry further including demodulation circuitry, the demodulation circuitry activated to demodulate the continuous analog signal when the detector means determines the presence of a packet portion, the demodulation circuitry substantially deactivated when the detector means determines the absence of a packet portion;
equalizer circuitry configured to develop equalized digital samples corresponding to information contained within packet portions and non-packet portions;

symbol decision circuitry configured to develop hard symbolic decisions corresponding to information contained within packet portions and non-packet portions;

detection circuitry coupled to the symbol decision circuitry, detection circuitry configured to detect the presence of non-packet portion information in response to the hard symbolic decisions, the detection circuitry asserting a deactivation signal to the demodulation circuitry upon detecting the presence of non-packet portion information;
pattern generation circuitry activated by the detection circuitry and generating a predefined bit pattern upon the detection circuitry detecting the presence of non-packet portion information;
expected sample generation circuitry, coupled to the pattern generation circuitry and generating a plurality of expected equalized digital samples in operative response to the predefined bit patterns; and comparison circuitry coupled to compare expected equalized digital samples with actual equalized digital samples, comparison circuitry asserting a signal which maintains the demodulation circuitry in a substantially deactivated state so long as the expected equalized samples correspond to the actual equalized samples.
CA002289716A 1997-05-09 1998-05-08 Method and apparatus for reducing signal processing requirements for transmitting packet-based data with a modem Expired - Fee Related CA2289716C (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US08/853,683 1997-05-09
US08/853,683 US6075814A (en) 1997-05-09 1997-05-09 Method and apparatus for reducing signal processing requirements for transmitting packet-based data with a modem
PCT/US1998/009207 WO1998051067A1 (en) 1997-05-09 1998-05-08 Method and apparatus for reducing signal processing requirements for transmitting packet-based data with a modem

Publications (2)

Publication Number Publication Date
CA2289716A1 CA2289716A1 (en) 1998-11-12
CA2289716C true CA2289716C (en) 2003-07-22

Family

ID=25316648

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002289716A Expired - Fee Related CA2289716C (en) 1997-05-09 1998-05-08 Method and apparatus for reducing signal processing requirements for transmitting packet-based data with a modem

Country Status (8)

Country Link
US (5) US6075814A (en)
EP (1) EP0980626B1 (en)
JP (1) JP3441080B2 (en)
AT (1) ATE375680T1 (en)
AU (1) AU737040B2 (en)
CA (1) CA2289716C (en)
DE (1) DE69838545T2 (en)
WO (1) WO1998051067A1 (en)

Families Citing this family (138)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6075814A (en) * 1997-05-09 2000-06-13 Broadcom Homenetworking, Inc. Method and apparatus for reducing signal processing requirements for transmitting packet-based data with a modem
KR100369602B1 (en) * 1997-11-03 2003-04-11 삼성전자 주식회사 Power control bit inserting method of cdma mobile communication system
JP3252785B2 (en) * 1998-02-11 2002-02-04 日本電気株式会社 Key telephone equipment
US6950444B1 (en) * 1999-08-24 2005-09-27 Paradyne Corporation System and method for a robust preamble and transmission delimiting in a switched-carrier transceiver
US6130894A (en) * 1998-03-09 2000-10-10 Broadcom Homenetworking, Inc. Off-line broadband network interface
JP3484980B2 (en) * 1998-06-23 2004-01-06 日本電気株式会社 Wireless receiver
US6233250B1 (en) * 1998-11-13 2001-05-15 Integrated Telecom Express, Inc. System and method for reducing latency in software modem for high-speed synchronous transmission
US6295314B1 (en) * 1998-11-16 2001-09-25 Advanced Micro Devices, Inc. Method and apparatus for partitioning a modem between non-real-time and real-time processing environments
US6353628B1 (en) * 1998-12-15 2002-03-05 Nortel Networks Limited Apparatus, method and system having reduced power consumption in a multi-carrier wireline environment
DE19901756B4 (en) * 1999-01-18 2004-02-05 Siemens Ag Method for operating a device terminating a subscriber line on the subscriber or exchange side in a data transmission network
US6519280B1 (en) * 1999-03-02 2003-02-11 Legerity, Inc. Method and apparatus for inserting idle symbols
US7099349B1 (en) * 1999-03-10 2006-08-29 Qwest Communications International Inc. xDSL-based communication system
CA2298322A1 (en) * 1999-03-10 2000-09-10 Lucent Technologies Inc. Dynamic configuration of communications devices for varying dsl protocols
US6842458B1 (en) * 1999-03-11 2005-01-11 Texas Instruments Incorporated PCM modems using communication lines with multiple digital-to-analog converters
US7075903B1 (en) * 1999-04-14 2006-07-11 Adc Telecommunications, Inc. Reduced power consumption in a communication device
WO2000065791A1 (en) * 1999-04-22 2000-11-02 Broadcom Corporation Gigabit ethernet with timing offsets between the twisted pairs
US6510171B1 (en) * 1999-06-17 2003-01-21 Ericsson Inc. Multi-link wire hopping over copper pairs
US6151487A (en) * 1999-08-31 2000-11-21 Hughes Electronics Corporation Demodulation structure for fast fading cellular channels
EP1096729A1 (en) * 1999-10-28 2001-05-02 Hewlett-Packard Company, A Delaware Corporation Rate adaptive payload transmission for local area networks
US6700917B1 (en) * 2000-06-30 2004-03-02 Intel Corporation Method and apparatus for increasing soft modem capacity
EP1113684A1 (en) * 1999-12-29 2001-07-04 Koninklijke Philips Electronics N.V. System, device and method of simultaneously connecting to two TDMA transmission systems
US6721356B1 (en) * 2000-01-03 2004-04-13 Advanced Micro Devices, Inc. Method and apparatus for buffering data samples in a software based ADSL modem
MXPA02007068A (en) * 2000-01-20 2004-02-26 Nortel Networks Ltd Adaptive frame structures for hybrid cdma tdma system.
US6570444B2 (en) * 2000-01-26 2003-05-27 Pmc-Sierra, Inc. Low noise wideband digital predistortion amplifier
EP2922232A1 (en) * 2000-01-28 2015-09-23 Alcatel Lucent Carrier constellation information in multi-carrier systems
US7076016B1 (en) 2000-02-28 2006-07-11 Advanced Micro Devices, Inc. Method and apparatus for buffering data samples in a software based ADSL modem
EP1134945B1 (en) * 2000-03-07 2008-05-14 Alcatel Lucent Method to determine a channel characteristic and discrete wavelet receiver to perform the method
US6718497B1 (en) 2000-04-21 2004-04-06 Apple Computer, Inc. Method and apparatus for generating jitter test patterns on a high performance serial bus
US6946948B2 (en) * 2000-06-06 2005-09-20 Vitesse Semiconductor Corporation Crosspoint switch with switch matrix module
US7395309B1 (en) * 2000-07-25 2008-07-01 Cisco Technology, Inc. Modem activity detection
US6567419B1 (en) 2000-09-11 2003-05-20 Yahoo! Inc. Intelligent voice converter
US9130810B2 (en) 2000-09-13 2015-09-08 Qualcomm Incorporated OFDM communications methods and apparatus
US7295509B2 (en) * 2000-09-13 2007-11-13 Qualcomm, Incorporated Signaling method in an OFDM multiple access system
US7327754B2 (en) * 2000-09-28 2008-02-05 Teridian Semiconductor, Corp. Apparatus and method for freezing the states of a receiver during silent line state operation of a network device
US7016296B2 (en) * 2000-10-16 2006-03-21 Broadcom Corporation Adaptive modulation for fixed wireless link in cable transmission system
US7646702B2 (en) * 2000-11-17 2010-01-12 Panasonic Corporation OFDM communication apparatus
EP1371200B1 (en) 2001-03-01 2011-10-12 Broadcom Corporation Compensation of distortion due to channel and to receiver, in a parallel transmission system
US7239431B2 (en) * 2001-04-04 2007-07-03 Agere Systems Inc. System and method for recovering primary channel operation in a facsimile receiver and facsimile machine incorporating the same
US7177350B1 (en) 2001-04-06 2007-02-13 Centillium Communications, Inc. Receiver transparent quiescent mode operation in a DSL transmission system
WO2003001712A1 (en) * 2001-06-21 2003-01-03 Flarion Technologies, Inc. Methods and apparatus for indicating packet boundaries in frames
US6765578B2 (en) * 2001-08-30 2004-07-20 Micron Technology, Inc. Graphics resampling system and method for use thereof
US20030107986A1 (en) * 2001-12-11 2003-06-12 Sarnoff Corporation Method and apparatus for demodulating orthogonal frequency division multiplexed signals
US20030126269A1 (en) * 2001-12-31 2003-07-03 Globespanvirata Incorporated System and method for automatically configuring a protocol line trace filter
KR100419425B1 (en) * 2002-02-01 2004-02-21 삼성전자주식회사 Circuit for controlling output of idle pattern in gigabit ethernet - passive optical network
US7457538B2 (en) 2002-05-15 2008-11-25 Nortel Networks Limited Digital performance monitoring for an optical communications system
JP3749211B2 (en) * 2002-09-06 2006-02-22 株式会社東芝 Serial data receiving circuit
WO2004025826A1 (en) * 2002-09-16 2004-03-25 Nokia Corporation Direct conversion receiver and receiving method
US20040166817A1 (en) * 2003-01-20 2004-08-26 Mehran Mokhtari System, method and apparatus for burst communications
US8009726B2 (en) * 2003-08-14 2011-08-30 Broadcom Corporation Carrier grouping in multi-carrier systems
US20050102468A1 (en) * 2003-11-06 2005-05-12 Delaney William P. Methods and systems for coupling multiple initiators to SATA storage devices
CN100474801C (en) * 2003-11-07 2009-04-01 上海贝尔阿尔卡特股份有限公司 Spare mode control method in orthogonal FDM system
US9148256B2 (en) 2004-07-21 2015-09-29 Qualcomm Incorporated Performance based rank prediction for MIMO design
US9137822B2 (en) 2004-07-21 2015-09-15 Qualcomm Incorporated Efficient signaling over access channel
US20060029090A1 (en) * 2004-08-04 2006-02-09 Angelo Bione Method and system for distributing wireless communication signals in an HFC network
US7347276B2 (en) * 2004-08-23 2008-03-25 Tci97 Inc. Adjustable garden tool
KR100769671B1 (en) * 2005-02-21 2007-10-24 삼성전자주식회사 MB-OFDM transmitter and receiver and signal processing method thereof
GB0423708D0 (en) * 2004-10-26 2004-11-24 Koninkl Philips Electronics Nv Adapting filter to detected interference level
US9246560B2 (en) 2005-03-10 2016-01-26 Qualcomm Incorporated Systems and methods for beamforming and rate control in a multi-input multi-output communication systems
US9154211B2 (en) 2005-03-11 2015-10-06 Qualcomm Incorporated Systems and methods for beamforming feedback in multi antenna communication systems
US7529925B2 (en) 2005-03-15 2009-05-05 Trapeze Networks, Inc. System and method for distributing keys in a wireless network
US8446892B2 (en) 2005-03-16 2013-05-21 Qualcomm Incorporated Channel structures for a quasi-orthogonal multiple-access communication system
US9520972B2 (en) 2005-03-17 2016-12-13 Qualcomm Incorporated Pilot signal transmission for an orthogonal frequency division wireless communication system
US9461859B2 (en) 2005-03-17 2016-10-04 Qualcomm Incorporated Pilot signal transmission for an orthogonal frequency division wireless communication system
US9143305B2 (en) 2005-03-17 2015-09-22 Qualcomm Incorporated Pilot signal transmission for an orthogonal frequency division wireless communication system
US9184870B2 (en) 2005-04-01 2015-11-10 Qualcomm Incorporated Systems and methods for control channel signaling
US9408220B2 (en) 2005-04-19 2016-08-02 Qualcomm Incorporated Channel quality reporting for adaptive sectorization
US9036538B2 (en) 2005-04-19 2015-05-19 Qualcomm Incorporated Frequency hopping design for single carrier FDMA systems
US20090013369A1 (en) * 2005-04-28 2009-01-08 Samsung Electronics Co., Ltd. Device and Method for Initializing Decoder in Digital Broadcasting Receiver
US8565194B2 (en) 2005-10-27 2013-10-22 Qualcomm Incorporated Puncturing signaling channel for a wireless communication system
US8611284B2 (en) 2005-05-31 2013-12-17 Qualcomm Incorporated Use of supplemental assignments to decrement resources
US8879511B2 (en) 2005-10-27 2014-11-04 Qualcomm Incorporated Assignment acknowledgement for a wireless communication system
US8462859B2 (en) 2005-06-01 2013-06-11 Qualcomm Incorporated Sphere decoding apparatus
US9179319B2 (en) 2005-06-16 2015-11-03 Qualcomm Incorporated Adaptive sectorization in cellular systems
US8599945B2 (en) 2005-06-16 2013-12-03 Qualcomm Incorporated Robust rank prediction for a MIMO system
WO2007002772A1 (en) * 2005-06-28 2007-01-04 Worcester Polytechnic Institute Apparatus and methods for addressable communication using voice-grade radios
US8885628B2 (en) 2005-08-08 2014-11-11 Qualcomm Incorporated Code division multiplexing in a single-carrier frequency division multiple access system
US8009605B1 (en) * 2005-08-08 2011-08-30 Rockwell Collins, Inc. Low power, programmable modem for software defined radio applications
US9209956B2 (en) 2005-08-22 2015-12-08 Qualcomm Incorporated Segment sensitive scheduling
US20070041457A1 (en) 2005-08-22 2007-02-22 Tamer Kadous Method and apparatus for providing antenna diversity in a wireless communication system
US8644292B2 (en) 2005-08-24 2014-02-04 Qualcomm Incorporated Varied transmission time intervals for wireless communication system
US9136974B2 (en) 2005-08-30 2015-09-15 Qualcomm Incorporated Precoding and SDMA support
US7724703B2 (en) 2005-10-13 2010-05-25 Belden, Inc. System and method for wireless network monitoring
US7573859B2 (en) 2005-10-13 2009-08-11 Trapeze Networks, Inc. System and method for remote monitoring in a wireless network
US8638762B2 (en) 2005-10-13 2014-01-28 Trapeze Networks, Inc. System and method for network integrity
US7551619B2 (en) 2005-10-13 2009-06-23 Trapeze Networks, Inc. Identity-based networking
WO2007044986A2 (en) * 2005-10-13 2007-04-19 Trapeze Networks, Inc. System and method for remote monitoring in a wireless network
US7606498B1 (en) * 2005-10-21 2009-10-20 Nortel Networks Limited Carrier recovery in a coherent optical receiver
US9210651B2 (en) 2005-10-27 2015-12-08 Qualcomm Incorporated Method and apparatus for bootstraping information in a communication system
US9088384B2 (en) 2005-10-27 2015-07-21 Qualcomm Incorporated Pilot symbol transmission in wireless communication systems
US8582509B2 (en) 2005-10-27 2013-11-12 Qualcomm Incorporated Scalable frequency band operation in wireless communication systems
US9225416B2 (en) 2005-10-27 2015-12-29 Qualcomm Incorporated Varied signaling channels for a reverse link in a wireless communication system
US9172453B2 (en) 2005-10-27 2015-10-27 Qualcomm Incorporated Method and apparatus for pre-coding frequency division duplexing system
US8477684B2 (en) 2005-10-27 2013-07-02 Qualcomm Incorporated Acknowledgement of control messages in a wireless communication system
US8045512B2 (en) 2005-10-27 2011-10-25 Qualcomm Incorporated Scalable frequency band operation in wireless communication systems
US8693405B2 (en) 2005-10-27 2014-04-08 Qualcomm Incorporated SDMA resource management
US9144060B2 (en) 2005-10-27 2015-09-22 Qualcomm Incorporated Resource allocation for shared signaling channels
US9225488B2 (en) 2005-10-27 2015-12-29 Qualcomm Incorporated Shared signaling channel
US8582548B2 (en) 2005-11-18 2013-11-12 Qualcomm Incorporated Frequency division multiple access schemes for wireless communication
JP4550728B2 (en) * 2005-12-14 2010-09-22 アラクサラネットワークス株式会社 Packet transfer apparatus and multicast deployment method
US7558266B2 (en) 2006-05-03 2009-07-07 Trapeze Networks, Inc. System and method for restricting network access using forwarding databases
US8966018B2 (en) 2006-05-19 2015-02-24 Trapeze Networks, Inc. Automated network device configuration and network deployment
US8711741B1 (en) * 2006-05-24 2014-04-29 Ikanos Communications Inc. Method and apparatus for networked modems
US8204006B2 (en) 2006-05-25 2012-06-19 Cisco Technology, Inc. Method and system for communicating digital voice data
US7577453B2 (en) 2006-06-01 2009-08-18 Trapeze Networks, Inc. Wireless load balancing across bands
US9191799B2 (en) 2006-06-09 2015-11-17 Juniper Networks, Inc. Sharing data between wireless switches system and method
US7912982B2 (en) 2006-06-09 2011-03-22 Trapeze Networks, Inc. Wireless routing selection system and method
US9258702B2 (en) 2006-06-09 2016-02-09 Trapeze Networks, Inc. AP-local dynamic switching
US8818322B2 (en) 2006-06-09 2014-08-26 Trapeze Networks, Inc. Untethered access point mesh system and method
US7724704B2 (en) 2006-07-17 2010-05-25 Beiden Inc. Wireless VLAN system and method
FR2904502B1 (en) * 2006-07-28 2008-10-17 Udcast Sa DATA FLOW TRANSMISSION IMPLEMENTING A LAYERED ARCHITECTURE PROTOCOL AND FRAGMENTATION OF MESSAGES
US8340110B2 (en) 2006-09-15 2012-12-25 Trapeze Networks, Inc. Quality of service provisioning for wireless networks
US8072952B2 (en) 2006-10-16 2011-12-06 Juniper Networks, Inc. Load balancing
US7974235B2 (en) * 2006-11-13 2011-07-05 Telecommunication Systems, Inc. Secure location session manager
US7865713B2 (en) 2006-12-28 2011-01-04 Trapeze Networks, Inc. Application-aware wireless network system and method
US7873061B2 (en) 2006-12-28 2011-01-18 Trapeze Networks, Inc. System and method for aggregation and queuing in a wireless network
US20080273481A1 (en) * 2007-05-02 2008-11-06 Mediaphy Corporation Warm start receiver
US8060568B2 (en) * 2007-05-29 2011-11-15 SAP Portal Israel Ltd. Real time messaging framework hub to intercept and retransmit messages for a messaging facility
US8902904B2 (en) 2007-09-07 2014-12-02 Trapeze Networks, Inc. Network assignment based on priority
US8441580B2 (en) * 2007-09-27 2013-05-14 Himax Technologies Limited Method and system for scanning a frequency channel in digital television
US8238942B2 (en) 2007-11-21 2012-08-07 Trapeze Networks, Inc. Wireless station location detection
JP5109707B2 (en) * 2008-02-19 2012-12-26 コニカミノルタビジネステクノロジーズ株式会社 Fixing apparatus and image forming apparatus
US8150357B2 (en) 2008-03-28 2012-04-03 Trapeze Networks, Inc. Smoothing filter for irregular update intervals
US8654898B2 (en) 2008-05-08 2014-02-18 Altera Corporation Digital equalizer for high-speed serial communications
US8474023B2 (en) 2008-05-30 2013-06-25 Juniper Networks, Inc. Proactive credential caching
US8380531B2 (en) * 2008-07-25 2013-02-19 Invivodata, Inc. Clinical trial endpoint development process
US8978105B2 (en) 2008-07-25 2015-03-10 Trapeze Networks, Inc. Affirming network relationships and resource access via related networks
US8238298B2 (en) 2008-08-29 2012-08-07 Trapeze Networks, Inc. Picking an optimal channel for an access point in a wireless network
TWI380647B (en) * 2008-10-03 2012-12-21 Ic Plus Corp Transceiver apparatus, receiver and power saving method thereof
US9160405B1 (en) 2009-04-16 2015-10-13 Altera Corporation Self-tuning high speed transceiver for IC wireline channel
EP2341681A3 (en) * 2009-12-30 2011-12-28 Blue Wonder Communications GmbH Modem architecture
EP2341445B1 (en) * 2009-12-30 2017-09-06 Intel Deutschland GmbH Method for high speed data transfer
US20130286227A1 (en) * 2012-04-30 2013-10-31 T-Mobile Usa, Inc. Data Transfer Reduction During Video Broadcasts
CN103391610B (en) * 2012-05-11 2018-07-17 中兴通讯股份有限公司 Signal deployment, sending, receiving method and device
US10356228B2 (en) * 2012-10-10 2019-07-16 General Electric Company Systems, methods, and apparatus for controlling power semiconductor devices
EP3504853B1 (en) * 2016-09-06 2021-11-03 MediaTek Inc. Efficient coding switching and modem resource utilization in wireless communication systems
CN108600248B (en) * 2018-05-04 2021-04-13 广东电网有限责任公司 Communication safety protection method and device
RU2700392C1 (en) * 2018-11-15 2019-09-16 Открытое акционерное общество "Межгосударственная Корпорация Развития" (ОАО "Межгосударственная Корпорация Развития") Modem for multi-directional communication
US11606403B2 (en) * 2019-04-22 2023-03-14 Johnson Controls Tyco IP Holdings LLP Systems and methods for echo management in conferencing over a network using mixed multicast

Family Cites Families (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4234952A (en) * 1979-06-07 1980-11-18 Ford Motor Company Conflict resolution by retransmission delay on shared communication medium
US4756007A (en) * 1984-03-08 1988-07-05 Codex Corporation Adaptive communication rate modem
US4646287A (en) * 1984-12-07 1987-02-24 At&T Bell Laboratories Idle period signalling in a packet switching system
JPH0614627B2 (en) * 1985-06-04 1994-02-23 富士通株式会社 Modem training methods
US4680773A (en) * 1985-10-30 1987-07-14 Microcom, Inc. Data telecommunications system and method utilizing a multi-mode modem
US4691314A (en) * 1985-10-30 1987-09-01 Microcom, Inc. Method and apparatus for transmitting data in adjustable-sized packets
US4856030A (en) * 1988-07-20 1989-08-08 Itt Defense Communications Apparatus and methods of locking a receiving modem to a transmitting modem employing a burst signal
AU6721890A (en) * 1989-11-03 1991-05-31 Microcom Systems, Inc. Method and apparatus for effecting efficient transmission of data
US5144296A (en) * 1990-09-07 1992-09-01 Motorola, Inc. Adaptive battery saving controller with signal quality detecting means
US5416726A (en) * 1992-10-06 1995-05-16 Microsoft Corporation Method and system for placing a computer in a reduced power state
US5491721A (en) * 1994-02-23 1996-02-13 Motorola, Inc. Modem powering method and apparatus
US5991301A (en) * 1994-05-05 1999-11-23 Sprint Communications Co. L.P. Broadband telecommunications system
US5636209A (en) * 1994-05-05 1997-06-03 Perlman; Stephen G. Modem to support multiple site call conferenced data communications
US5625651A (en) * 1994-06-02 1997-04-29 Amati Communications, Inc. Discrete multi-tone data transmission system using an overhead bus for synchronizing multiple remote units
US5745860A (en) * 1994-12-16 1998-04-28 Telefonaktiebolaget Lm Ericsson Method and system of data transmission and reception in a mobile station within a radio telecommunications system
JP2713197B2 (en) * 1994-12-22 1998-02-16 日本電気株式会社 Wireless data communication device
US5463661A (en) * 1995-02-23 1995-10-31 Motorola, Inc. TX preemphasis filter and TX power control based high speed two wire modem
US5862136A (en) * 1995-07-07 1999-01-19 Northern Telecom Limited Telecommunications apparatus and method
US5838720A (en) * 1996-02-23 1998-11-17 Teletransactions, Inc. Transceiver control with sleep mode operation
US6236674B1 (en) * 1996-02-23 2001-05-22 Teletransactions, Inc. Transceiver control with sleep mode operation
US5752183A (en) * 1996-03-19 1998-05-12 Motorola, Inc. Method and apparatus for reducing power consumption in a subscriber unit of a communication system
US6157674A (en) * 1996-03-21 2000-12-05 Sony Corporation Audio and video data transmitting apparatus, system, and method thereof
JPH09284364A (en) * 1996-04-15 1997-10-31 Sony Corp Telephone device and method for encoding and decoding voice
US5844938A (en) * 1996-08-01 1998-12-01 Transcrypt International, Inc. Carrier based data operated squelch
US5923648A (en) * 1996-09-30 1999-07-13 Amsc Subsidiary Corporation Methods of dynamically switching return channel transmissions of time-division multiple-access (TDMA) communication systems between signalling burst transmissions and message transmissions
US6028860A (en) * 1996-10-23 2000-02-22 Com21, Inc. Prioritized virtual connection transmissions in a packet to ATM cell cable network
US5978366A (en) * 1996-12-20 1999-11-02 Ericsson Inc. Methods and systems for reduced power operation of cellular mobile terminals
US5920834A (en) * 1997-01-31 1999-07-06 Qualcomm Incorporated Echo canceller with talk state determination to control speech processor functional elements in a digital telephone system
US6075814A (en) * 1997-05-09 2000-06-13 Broadcom Homenetworking, Inc. Method and apparatus for reducing signal processing requirements for transmitting packet-based data with a modem

Also Published As

Publication number Publication date
DE69838545T2 (en) 2008-07-24
DE69838545D1 (en) 2007-11-22
AU7472298A (en) 1998-11-27
JP3441080B2 (en) 2003-08-25
EP0980626B1 (en) 2007-10-10
US7406119B2 (en) 2008-07-29
AU737040B2 (en) 2001-08-09
US6075814A (en) 2000-06-13
US6445731B1 (en) 2002-09-03
EP0980626A1 (en) 2000-02-23
US20020181571A1 (en) 2002-12-05
ATE375680T1 (en) 2007-10-15
US20090046769A1 (en) 2009-02-19
WO1998051067A1 (en) 1998-11-12
JP2000515713A (en) 2000-11-21
CA2289716A1 (en) 1998-11-12
US6304596B1 (en) 2001-10-16

Similar Documents

Publication Publication Date Title
CA2289716C (en) Method and apparatus for reducing signal processing requirements for transmitting packet-based data with a modem
US6353628B1 (en) Apparatus, method and system having reduced power consumption in a multi-carrier wireline environment
EP1111895B1 (en) Method and apparatus for adaptive power management in a modem
EP1033027B1 (en) Communications methods and apparatus
CA2268360C (en) Destination dependent coding for discrete multi-tone modulation
EP0981242B1 (en) Shared asymmetric digital subscriber line modem
CA2169151C (en) Information communication network system, central information communication control device and information communication device used in the system, information sending method, andmodulation method
JPH10503893A (en) Method and apparatus for coordinating multipoint-to-point communication in a multi-tone data transmission system
EP0868791A1 (en) Network protocol for wireless broadband isdn using atm
US6519280B1 (en) Method and apparatus for inserting idle symbols
US6560197B1 (en) Distributed XDSL modem pool with front-end idle mode processing
US20020181491A1 (en) Dynamic selection of a medium access method in communication networks
ATM NATIONAL COMMUNICATIONS SYSTEM
WO2003094448A1 (en) System and method for a robust preamble and transmission delimiting in a switched-carrier transceiver

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed