CA2308968C - Mapping arbitrary signals into sonet - Google Patents
Mapping arbitrary signals into sonet Download PDFInfo
- Publication number
- CA2308968C CA2308968C CA2308968A CA2308968A CA2308968C CA 2308968 C CA2308968 C CA 2308968C CA 2308968 A CA2308968 A CA 2308968A CA 2308968 A CA2308968 A CA 2308968A CA 2308968 C CA2308968 C CA 2308968C
- Authority
- CA
- Canada
- Prior art keywords
- signal
- bits
- locations
- mapping
- rate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/16—Time-division multiplex systems in which the time allocation to individual channels within a transmission cycle is variable, e.g. to accommodate varying complexity of signals, to vary number of channels transmitted
- H04J3/1605—Fixed allocated frame structures
- H04J3/1623—Plesiochronous digital hierarchy [PDH]
- H04J3/1629—Format building algorithm
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/16—Time-division multiplex systems in which the time allocation to individual channels within a transmission cycle is variable, e.g. to accommodate varying complexity of signals, to vary number of channels transmitted
- H04J3/1605—Fixed allocated frame structures
- H04J3/1611—Synchronous digital hierarchy [SDH] or SONET
Abstract
A synchronizer/de-synchronizer maps continuous format signals of an arbitrary rate into frames of pre-selected single common rate, such as SONET frames, with no bits changed and very little jitter or wander added. In this way, the continuous format signal may be carried transparently as a tributary of a SONET network. Each frame comprises a definite number of fixed stuff bits, including transport overhead bits and reminder fixed stuff bits. A frame also comprises an adjustable number of adaptive stuff bits, resulting from the phase difference between the arbitrary rate and the common rate. A mapping function is performed in a tributary unit shelf of a SONET transport shelf, and the reverse mapping function is performed in a similar way at the far end of a SONET connection. The stuff bits are spread uniformly within the frame.
Description
MAPPING ARBITRARY SIGNALS INTO SONET
Field of the Invention The invention is directed to transparent transportation of data signals with a continuous format, and in particular to a method for mapping arbitrary continuous signals into a SONET frame.
Background of the Invention Rapid provisioning of a customer's requested service is a valuable network function. There can be a large range of possible bit-rates for such services, or indeed the service and its bit-rate may not even have been defined when the network equipment is installed. Therefore, rapid provisioning of a service of arbitrary bit-rate is a valuable function.
Data transmission formats can be divided into SONET, other continuous formats, and burst formats. Burst formats do not have a continuous clock, transmission of such signals do not require any given phase relationshfp between bursts. On the other hand, the phase of the clock of continuous formats has continuity under normal conditions, and the frequency of the clock. is bounded. Examples of such bounds are 20ppm (parts per million of the bit rate) and 100 ppm.
The dominant signal fonnat in the fiber optic networks follows the synchronous standard SONET in North America and SDH elsewhere. In this specification, SONET is defined to include SDH. SONET enables multiplexing, adding and ciropping, and general transportation of signals.
For a service, being able to be easily transported by a SONET network is a valuable attribute, in that it enables the network providers to make use of the large base of installed SONET-compatible equipment.
SONET is a physical carrier technology, which can provide a transport service for ATM, SMDS, frame relay, TI, El, etc. As well, operation, administration, maintenance and provisioning (OAM&P) features of SONET provide the ability to reduce the amount of back-to-
Field of the Invention The invention is directed to transparent transportation of data signals with a continuous format, and in particular to a method for mapping arbitrary continuous signals into a SONET frame.
Background of the Invention Rapid provisioning of a customer's requested service is a valuable network function. There can be a large range of possible bit-rates for such services, or indeed the service and its bit-rate may not even have been defined when the network equipment is installed. Therefore, rapid provisioning of a service of arbitrary bit-rate is a valuable function.
Data transmission formats can be divided into SONET, other continuous formats, and burst formats. Burst formats do not have a continuous clock, transmission of such signals do not require any given phase relationshfp between bursts. On the other hand, the phase of the clock of continuous formats has continuity under normal conditions, and the frequency of the clock. is bounded. Examples of such bounds are 20ppm (parts per million of the bit rate) and 100 ppm.
The dominant signal fonnat in the fiber optic networks follows the synchronous standard SONET in North America and SDH elsewhere. In this specification, SONET is defined to include SDH. SONET enables multiplexing, adding and ciropping, and general transportation of signals.
For a service, being able to be easily transported by a SONET network is a valuable attribute, in that it enables the network providers to make use of the large base of installed SONET-compatible equipment.
SONET is a physical carrier technology, which can provide a transport service for ATM, SMDS, frame relay, TI, El, etc. As well, operation, administration, maintenance and provisioning (OAM&P) features of SONET provide the ability to reduce the amount of back-to-
2 back multiplexing, and more importantly, network providers can reduce the operation cost of the network.
The SONET standards ANSI T1.105 and Bellcore GR-253-CORE, define the physical interface, optical line rates known as optical carrier (OC) signals, a frame format, and an OAM&P protocol. Opto/electrical conversion takes place at the periphery of the SONET network, where the optical signals are converted into a standard electrical format called the synchronous transport signal (STS), which is the equivalent of the optical signal. Namely, the STS signals are carried by a respective optical carrier, which is defined according to the STS that it carries. Thus, an STS-1 92 signal is carried by an OC-192 optical signal.
The STS-1 frame consists of 90 columns by 9 rows of bytes, the frame length is 125 microseconds. A frame comprises a transport overhead (TOH) occupying 3 columns by 9 rows of bytes, and a synchronous,payload envelope (SPE) occupying 87 columns of 9 rows of bytes. The first column of the SPE is occupied by path overhead bytes.
As such, an STS-1 has a bit rate of 51.840 Mb/s. Lower rates are subsets of STS-1 and are known as virtual tributaries (VT), which may transport rates below DS3. Higher rates, STS-N, where N=1, 3, 12, ...192 or higher, are built by multiplexing tributaries of a lower rate, using SONET
add/drop multiplexers. An STS-N signal is obtained by interleaving N STS-1 signals. For example, an STS-1 92 is made of 192 STS-1 tributaries, each separately visible, and separately aligned within the envelope. The individual tributaries could carry a different payload, each with a different destination.
The STS-N has a TOH made of all N TOHs of the individual tributaries, and a SPE made of all N SPEs of the tributaries, each with its own Path Overhead (POH).
Some services, that operate at a higher rate, are transmitted in an STS-Nc signal (c for concatenation). The STS-1 s into the STS-Nc signal are kept together. The whole envelope of the STS-Nc signal is routed, multiplexed and transported as a single entity rather than as N individual entities. The TOH and the start of the SPE for the N constituents are all
The SONET standards ANSI T1.105 and Bellcore GR-253-CORE, define the physical interface, optical line rates known as optical carrier (OC) signals, a frame format, and an OAM&P protocol. Opto/electrical conversion takes place at the periphery of the SONET network, where the optical signals are converted into a standard electrical format called the synchronous transport signal (STS), which is the equivalent of the optical signal. Namely, the STS signals are carried by a respective optical carrier, which is defined according to the STS that it carries. Thus, an STS-1 92 signal is carried by an OC-192 optical signal.
The STS-1 frame consists of 90 columns by 9 rows of bytes, the frame length is 125 microseconds. A frame comprises a transport overhead (TOH) occupying 3 columns by 9 rows of bytes, and a synchronous,payload envelope (SPE) occupying 87 columns of 9 rows of bytes. The first column of the SPE is occupied by path overhead bytes.
As such, an STS-1 has a bit rate of 51.840 Mb/s. Lower rates are subsets of STS-1 and are known as virtual tributaries (VT), which may transport rates below DS3. Higher rates, STS-N, where N=1, 3, 12, ...192 or higher, are built by multiplexing tributaries of a lower rate, using SONET
add/drop multiplexers. An STS-N signal is obtained by interleaving N STS-1 signals. For example, an STS-1 92 is made of 192 STS-1 tributaries, each separately visible, and separately aligned within the envelope. The individual tributaries could carry a different payload, each with a different destination.
The STS-N has a TOH made of all N TOHs of the individual tributaries, and a SPE made of all N SPEs of the tributaries, each with its own Path Overhead (POH).
Some services, that operate at a higher rate, are transmitted in an STS-Nc signal (c for concatenation). The STS-1 s into the STS-Nc signal are kept together. The whole envelope of the STS-Nc signal is routed, multiplexed and transported as a single entity rather than as N individual entities. The TOH and the start of the SPE for the N constituents are all
3 aligned, since all the constituents are generated by the same source, with the same clock. The first STS-1 in the concatenated signal carries the single set of POH, all that is required for an STS-Nc.
Mapping of one rate or format into another is well known. Bellcore TR-0253 describes in detail the standard mappings of the common asynchronous transmission formats (DSO, DS1, DS2, DS3, etc) into SONET. Similar mappings are defined for the ETSI hierarchy mapping into SDH_ Optical transmission equipment has mapped one proprietary format into another. For example, FD-565 could carry Nortel's FD-135 proprietary format as well as the DS3 standard format.
However, the standards or proprietary schemes allow transportation of a very specific set of signals, with format specific hardware. T'hese methods of mapping cannot be used to map rates that vary significantly from the standard. Furthermore, these mappings are each precisely tuned for a particular format and a particular bit-rate, with e.g. a 20ppm tolerance. If a signal has, for example, a bit rate even 1%
different than that of a DS3, cannot be transported within SONET. In addition, a different hardware unit is generalfy required to perform the mapping of each kind of signal.
A solution to the above problem is to add a"wrapper" to an arbitrary continuous signal. The rate of the resulting signal is a function of the signal being wrapped. Namely, a 1 Mb/s wrapper added to a signal of rate X produces a format vrith rate X+1 Mb/s. A variation on this adds a percentage of X. For example, a common line coding $B/10B produces a format with a rate of 112.51% of X. As such, the "wrapper" methods do not produce formats that have a pre-defined fixed bit rate for arbitrary inputs.
The resuliing signal cannot in general be time multiplexed to be transported on a high speed network.
It is known to have a packet or cell based format where an arbitrary signal is mapped into as much of a frame as required, and the rest of the frame is left empty. However, this method requires a very large memory for each direction of conversion to
Mapping of one rate or format into another is well known. Bellcore TR-0253 describes in detail the standard mappings of the common asynchronous transmission formats (DSO, DS1, DS2, DS3, etc) into SONET. Similar mappings are defined for the ETSI hierarchy mapping into SDH_ Optical transmission equipment has mapped one proprietary format into another. For example, FD-565 could carry Nortel's FD-135 proprietary format as well as the DS3 standard format.
However, the standards or proprietary schemes allow transportation of a very specific set of signals, with format specific hardware. T'hese methods of mapping cannot be used to map rates that vary significantly from the standard. Furthermore, these mappings are each precisely tuned for a particular format and a particular bit-rate, with e.g. a 20ppm tolerance. If a signal has, for example, a bit rate even 1%
different than that of a DS3, cannot be transported within SONET. In addition, a different hardware unit is generalfy required to perform the mapping of each kind of signal.
A solution to the above problem is to add a"wrapper" to an arbitrary continuous signal. The rate of the resulting signal is a function of the signal being wrapped. Namely, a 1 Mb/s wrapper added to a signal of rate X produces a format vrith rate X+1 Mb/s. A variation on this adds a percentage of X. For example, a common line coding $B/10B produces a format with a rate of 112.51% of X. As such, the "wrapper" methods do not produce formats that have a pre-defined fixed bit rate for arbitrary inputs.
The resuliing signal cannot in general be time multiplexed to be transported on a high speed network.
It is known to have a packet or cell based format where an arbitrary signal is mapped into as much of a frame as required, and the rest of the frame is left empty. However, this method requires a very large memory for each direction of conversion to
4 hold the bits while waiting for the appropriate time slot to transmit them.
As a result, this format is expensive to implement with high speed signals.
Packet or cell based formats map arbitrary input streams into SONET and SDH. While adequate for packet systems, these methods do not meet the jitter or wander requirements of most continuous signal formats due to the "one size fits all" mapping methods used. The clock phase information of the input signal is effectively eliminated in these methods, and so cannot be transmitted.
US Patent No. 6,522,671, issued February 18, 2003 (Solheim et al., and assigned to Nortel Networks Corporation) discloses a method of transporting different type of clients (IP, ATM, SONET, Ethernet, etc.) together. The `671 application discloses time-multiplexing lower speed (subrate) channels of arbitrary rates and formats into a single higher speed channel, and then demultipexing the channels at the far end of the system. The portion of the bandwidth assigned to any given substrate channel can be provisioned without any change to the hardware or software. This significantly simplifies and speeds the provisioning of these services by the carrier. Tributaries with new protocols can be accommodated as well, significantly speeding up the delivery of support for these new protocols.
There remains a need for an efficient method and apparatus that will map arbitrary signals into SONET such that the signals can be recovered with low timing jitter at low cost.
SUMMARY OF THE INVENTION
It is an object of the present invention to map arbitrary signals having a continuous format into a SONET frame. This allows any qualified format to be transparently transported within a SONET network.
Accordingly, the invention comprises a method for transmitting a continuous digital signal of an arbitrary rate R1 over a synchronous network as a transparent tributary, selecting a fixed length container signal of a rate R, where R is higher than the arbitrary rate R1 of the continuous signal, and at a transmit site, distributing the bits of the continuous signal into valid timesiots of a frame of the container signal and providing stuff bits into invalid timeslots, wherein the invalid timeslots are uniformly interspersed across the frame.
The invention further comprises a synchronizer for mapping a
As a result, this format is expensive to implement with high speed signals.
Packet or cell based formats map arbitrary input streams into SONET and SDH. While adequate for packet systems, these methods do not meet the jitter or wander requirements of most continuous signal formats due to the "one size fits all" mapping methods used. The clock phase information of the input signal is effectively eliminated in these methods, and so cannot be transmitted.
US Patent No. 6,522,671, issued February 18, 2003 (Solheim et al., and assigned to Nortel Networks Corporation) discloses a method of transporting different type of clients (IP, ATM, SONET, Ethernet, etc.) together. The `671 application discloses time-multiplexing lower speed (subrate) channels of arbitrary rates and formats into a single higher speed channel, and then demultipexing the channels at the far end of the system. The portion of the bandwidth assigned to any given substrate channel can be provisioned without any change to the hardware or software. This significantly simplifies and speeds the provisioning of these services by the carrier. Tributaries with new protocols can be accommodated as well, significantly speeding up the delivery of support for these new protocols.
There remains a need for an efficient method and apparatus that will map arbitrary signals into SONET such that the signals can be recovered with low timing jitter at low cost.
SUMMARY OF THE INVENTION
It is an object of the present invention to map arbitrary signals having a continuous format into a SONET frame. This allows any qualified format to be transparently transported within a SONET network.
Accordingly, the invention comprises a method for transmitting a continuous digital signal of an arbitrary rate R1 over a synchronous network as a transparent tributary, selecting a fixed length container signal of a rate R, where R is higher than the arbitrary rate R1 of the continuous signal, and at a transmit site, distributing the bits of the continuous signal into valid timesiots of a frame of the container signal and providing stuff bits into invalid timeslots, wherein the invalid timeslots are uniformly interspersed across the frame.
The invention further comprises a synchronizer for mapping a
5 continuous format signal of an arbitrary rate for transport over a synchronous network as a transparent tributary signal, comprising a data recovery unit for receiving the continuous format signal and recovering a stream of data bits and a data clock indicative of the arbitrary rate, a receiver buffer unit for receiving the stream of data bits, determining a phase difference between the arbitrary rate and the rate of a frame of the tributary, and generating a control function R, a mapping unit for extracting the stream of data bits from the receiver buffer unit at a mapping clock rate, and uniformly distributing a count of stuff bits and data bits into the frame at a block clock rate according to the control function P.
According to another aspect of the invention there is provided a de-synchronizer for reverse mapping a continuous format signal of an arbitrary rate received over a synchronous network as a transparent tributary signal, comprising, a reverse mapping unit for receiving a frame of the tributary at a block clock rate and a control function P, and extracting a stream of data bits at a mapping clock rate, while excluding stuff bits according to the control function 0, a transmitter buffer unit for receiving the data bits, and determining a phase difference between the arbitrary rate and the rate of the frame, and a data transmit unit for receiving the data bits and transmitting the continuous format signal at a data rate controlled by the phase difference.
Advantageously, the method of mapping according to the invention allows use of a common technology, such as SONET, for transparently transporting tributaries of same or different formats. Almost any continuous format could be transported by SONET using this novel mapping, without changing any bit. Another advantage of the present invention is that the jitter or wander added by the method is minimal.
According to another aspect of the invention there is provided a de-synchronizer for reverse mapping a continuous format signal of an arbitrary rate received over a synchronous network as a transparent tributary signal, comprising, a reverse mapping unit for receiving a frame of the tributary at a block clock rate and a control function P, and extracting a stream of data bits at a mapping clock rate, while excluding stuff bits according to the control function 0, a transmitter buffer unit for receiving the data bits, and determining a phase difference between the arbitrary rate and the rate of the frame, and a data transmit unit for receiving the data bits and transmitting the continuous format signal at a data rate controlled by the phase difference.
Advantageously, the method of mapping according to the invention allows use of a common technology, such as SONET, for transparently transporting tributaries of same or different formats. Almost any continuous format could be transported by SONET using this novel mapping, without changing any bit. Another advantage of the present invention is that the jitter or wander added by the method is minimal.
6 The synchronized/desynchronizer according to the invention handles signals whose format is unknown at the time of design, as long as the jitter tolerance and generation specifications are compatible with the very accommodating range designed into the unit. This is a proprietary mapping, that is designed on the fly by the trib software, and is communicated within the channel to the corresponding trib at the far end.
BRIEF DESCRIPTION OF THE DRAWINGS
The foregoing and other objects, features and advantages of the invention will be apparent from the following more particular description of the preferred embodiments, as illustrated in the appended drawings, where:
Figure 1A is a block diagram of a communication network with the mapping system according to the invention;
Figure 1 B is a OC-192c frame, showing the blocks according to an embodiment of the invention;
Figure 1 C shows an example of the structure of a block;
Figure 2 illustrates a block diagram for a synchronizer according to an embodiment of the invention; and Figure 3 shows a block diagram for a de-synchronizer according to an embodiment of the invention.
DESCRIPTION OF THE PREFERRED EMBODIMENT
The mapping system according to the invention maps a digital signal that has a constant line rate, up to the designated maximum capacity, into a SONET envelope of a provisioned size. A mapping function could be performed in a tributary unit of a SONET transport shelf, and the reverse mapping function (also called de-mapping) could be performed in a similar unit at the far end of a SONET connection.
FigUre 1 A shows a block diagram of an exemplary transmission system with the mapping system according to the invention, transparently transporting a plurality of services over a SONET network. Only one
BRIEF DESCRIPTION OF THE DRAWINGS
The foregoing and other objects, features and advantages of the invention will be apparent from the following more particular description of the preferred embodiments, as illustrated in the appended drawings, where:
Figure 1A is a block diagram of a communication network with the mapping system according to the invention;
Figure 1 B is a OC-192c frame, showing the blocks according to an embodiment of the invention;
Figure 1 C shows an example of the structure of a block;
Figure 2 illustrates a block diagram for a synchronizer according to an embodiment of the invention; and Figure 3 shows a block diagram for a de-synchronizer according to an embodiment of the invention.
DESCRIPTION OF THE PREFERRED EMBODIMENT
The mapping system according to the invention maps a digital signal that has a constant line rate, up to the designated maximum capacity, into a SONET envelope of a provisioned size. A mapping function could be performed in a tributary unit of a SONET transport shelf, and the reverse mapping function (also called de-mapping) could be performed in a similar unit at the far end of a SONET connection.
FigUre 1 A shows a block diagram of an exemplary transmission system with the mapping system according to the invention, transparently transporting a plurality of services over a SONET network. Only one
7 direction of transmission, as shown by the arrows, is illustrated on this figure for simplification.
Signals Sj,... Sj,... S,,, where n is the number of the tributaries and j is the range of a tributary, are carried between two sites A and B into a SONET signal S, over a SONET network 7. Signals Si-Sõ are digital signals of a continuous format, and are treated at the nodes A and B as tributaries of SONET signal S. We also note the rate of each signal S, with R, and the rate of signals S with R. Signals Sj can carry the same or different type of services. Each trib receiver 1-1 n recovers the data bits for the respective continuous format signal S, - S,,. Node A is provided with one or more synchronizers 201-20n, each synchronizer 20j for mapping the data bits of corresponding trib signal Sj into a SONET
envelope of an appropriate size.
The size of the frame to carry transparently the continuous signals between certain transmission nodes is selected in software, and is provisioned having in view a satisfactory bandwidth usage for a large range of continuous format signals. For example, if a nxSTS-12 is used for the envelope, n is between four and twenty for a high speed variant of the synchronizer, and between one and five for a medium speed variant.
This avoids stranding significant network capacity.
After each signal was mapped into a respective SONET envelope, the tributaries are multiplexed by a SONET multiplexer 3 into a high rate signal S, which is launched by a SONET transmitter 5 over optical network 7 towards site B.
The reverse operation is performed at site B. Namely, the optical receiver 9 recovers the data in signal S, demultiplexer 3' separates the signals and presents them to a respective de-synchronizer 40-40,,. Each de-synchronizer 40, re-arranges the bits in the respective format associated with the signal Sj, which is presented to a trib transmitter 11~.
Each trib transmitter 11-11 n launches the respective signal Si- Sn on the associated trib network, or to an associated end user.
Signals Sj,... Sj,... S,,, where n is the number of the tributaries and j is the range of a tributary, are carried between two sites A and B into a SONET signal S, over a SONET network 7. Signals Si-Sõ are digital signals of a continuous format, and are treated at the nodes A and B as tributaries of SONET signal S. We also note the rate of each signal S, with R, and the rate of signals S with R. Signals Sj can carry the same or different type of services. Each trib receiver 1-1 n recovers the data bits for the respective continuous format signal S, - S,,. Node A is provided with one or more synchronizers 201-20n, each synchronizer 20j for mapping the data bits of corresponding trib signal Sj into a SONET
envelope of an appropriate size.
The size of the frame to carry transparently the continuous signals between certain transmission nodes is selected in software, and is provisioned having in view a satisfactory bandwidth usage for a large range of continuous format signals. For example, if a nxSTS-12 is used for the envelope, n is between four and twenty for a high speed variant of the synchronizer, and between one and five for a medium speed variant.
This avoids stranding significant network capacity.
After each signal was mapped into a respective SONET envelope, the tributaries are multiplexed by a SONET multiplexer 3 into a high rate signal S, which is launched by a SONET transmitter 5 over optical network 7 towards site B.
The reverse operation is performed at site B. Namely, the optical receiver 9 recovers the data in signal S, demultiplexer 3' separates the signals and presents them to a respective de-synchronizer 40-40,,. Each de-synchronizer 40, re-arranges the bits in the respective format associated with the signal Sj, which is presented to a trib transmitter 11~.
Each trib transmitter 11-11 n launches the respective signal Si- Sn on the associated trib network, or to an associated end user.
8 An example of a mapping algorithm is provided next for an STS-192c signal, for showing the basic concepts and the feasibility. Other envelopes can also be used, the invention not being limited to the STS-192c signals.
Figure 1 B shows an STS-192c frame 1, comprising TOH 2, and the STS-192c SPE (synchronous payload envelope) 4. The payload comprises 192 x 87 x 9 x 8 = 1,202,688 bits.
A block 10-j is defined herein as a 1056-bit field, which comprises data bits, fixed stuff bits and adaptive stuff bits, as it will be seen later.
An STS-192 SPE can accommodate 1138 such blocks 10-1 to 10-K (where K=1 138), that occupy the area shown in grey and designated by reference numeral 8. Block field 8 has 1,201,728 bits. The remaining 960 bits in the envelope 4 are comprised by the POH bits 6 (9 x8=72 bits) and a remainder field 14 of 888 bits. The number of the bits in fields 6 and 14, is unchanged, irrespective of the rate R1 of the continuous format signal mapped into the SONET frame 1. Therefore, these bits are called in the following fixed stuff bits.
On the other hand, the number of stuff bits necessary to fill the block field 8 varies as a function of the rate Ri of the continuous format signal S1. These stuff bits are called herein adaptive stuff bits.
According to the invention, the adaptive stuff bits are added to the data bits of the signal S1 and mapped into frame 1 on the fly, since the rate R1 may not be known in advance. Therefore, the synchronizer defines a valid location, that is a location for a data bit, and an invalid location, that is a location for a stuff bit for the next block, based on phase information accumulated when the data bits of the current block are mapped. In addition, the synchronizer also distributes evenly the overhead bits at the time of the actual mapping, but realigns these in the timeslots provided according to the SONET standard after mapping operation, so that the frame is recognized by the SONET equipment. At the far end, the synchronizer effects the reverse operation, by absorbing
Figure 1 B shows an STS-192c frame 1, comprising TOH 2, and the STS-192c SPE (synchronous payload envelope) 4. The payload comprises 192 x 87 x 9 x 8 = 1,202,688 bits.
A block 10-j is defined herein as a 1056-bit field, which comprises data bits, fixed stuff bits and adaptive stuff bits, as it will be seen later.
An STS-192 SPE can accommodate 1138 such blocks 10-1 to 10-K (where K=1 138), that occupy the area shown in grey and designated by reference numeral 8. Block field 8 has 1,201,728 bits. The remaining 960 bits in the envelope 4 are comprised by the POH bits 6 (9 x8=72 bits) and a remainder field 14 of 888 bits. The number of the bits in fields 6 and 14, is unchanged, irrespective of the rate R1 of the continuous format signal mapped into the SONET frame 1. Therefore, these bits are called in the following fixed stuff bits.
On the other hand, the number of stuff bits necessary to fill the block field 8 varies as a function of the rate Ri of the continuous format signal S1. These stuff bits are called herein adaptive stuff bits.
According to the invention, the adaptive stuff bits are added to the data bits of the signal S1 and mapped into frame 1 on the fly, since the rate R1 may not be known in advance. Therefore, the synchronizer defines a valid location, that is a location for a data bit, and an invalid location, that is a location for a stuff bit for the next block, based on phase information accumulated when the data bits of the current block are mapped. In addition, the synchronizer also distributes evenly the overhead bits at the time of the actual mapping, but realigns these in the timeslots provided according to the SONET standard after mapping operation, so that the frame is recognized by the SONET equipment. At the far end, the synchronizer effects the reverse operation, by absorbing
9 the fixed stuff bits and the adaptive stuff bits, so that the data bits can be reverse-mapped to regenerate S1.
It is to be noted that Figure 1 B shows the structure of a frame intuitively; in accordance with this invention the mapping algorithm distributes the data bits and the adaptive stuff bits uniformly within the frame 1. We also note that the above calculations are applicable to a STS-192c frame; similar consideration apply to other SONET signals.
The bits in each block are allocated as shown in Figure 1 C. A
block 10-1 comprises a data field 17 having 1023 (210-1) bits for data, a control field 13 having 16 bits, and a spare field 15 having 17 bits for future use.
The 1023 bits of field 17 provide a bit rate of 9,313.392 Mbps (1023 x 1138 x 8000) for transportation of the data into a STS-192c frame. The size of the frame is provisioned and fixed for a certain application, i.e.
tributaries of arbitrary rates are mapped in frames of a same size. The mapping technique is adaptive for any trib, rather than a different frame being used for every trib. If a trib has a lower rate than 9,313,392 Mbps, it must be justified into the STS-192c, changing more of the bits of data field 8 into stuff bits. Figure 1C illustrates field 19 within field 17, of a variable size v, which size is determined during mapping by comparing the phase between the clock of signals S1 to that of signal S.
Field 13 comprises a 10-bit control function fi. The size of /3 was selected in accordance with the size of the block, so as to uniquely determine the position of valid bits in the next block, according to the adaptive stuffing algorithm below. A 10-bit number can assume 1024 values, which is one more than the size of a block. The value of /3 also gives the number of the valid bits in the next block. The additional 6 bits of field 13 are necessary for single bit error correction and multiple error detection.
In case of detection of multiple errors, the P from the previous block is used as the default, for fast reframing downstream with a minimal PLL
transient. The bits of fields 15 and 19 are interspersed within the block.
The value of R may change between adjacent blocks, as not all blocks have the same number of adaptive stuff bits, but R remains constant within each block.
The adaptive stuffing algorithm defines the binary bit reversal of 5 which is denoted with a. That is, the most significant bit of R becomes the least significant bit of a; similarly the least significant bit of a becomes the most significant bit of R. Table 1 details this translation by way of examples.
It is to be noted that Figure 1 B shows the structure of a frame intuitively; in accordance with this invention the mapping algorithm distributes the data bits and the adaptive stuff bits uniformly within the frame 1. We also note that the above calculations are applicable to a STS-192c frame; similar consideration apply to other SONET signals.
The bits in each block are allocated as shown in Figure 1 C. A
block 10-1 comprises a data field 17 having 1023 (210-1) bits for data, a control field 13 having 16 bits, and a spare field 15 having 17 bits for future use.
The 1023 bits of field 17 provide a bit rate of 9,313.392 Mbps (1023 x 1138 x 8000) for transportation of the data into a STS-192c frame. The size of the frame is provisioned and fixed for a certain application, i.e.
tributaries of arbitrary rates are mapped in frames of a same size. The mapping technique is adaptive for any trib, rather than a different frame being used for every trib. If a trib has a lower rate than 9,313,392 Mbps, it must be justified into the STS-192c, changing more of the bits of data field 8 into stuff bits. Figure 1C illustrates field 19 within field 17, of a variable size v, which size is determined during mapping by comparing the phase between the clock of signals S1 to that of signal S.
Field 13 comprises a 10-bit control function fi. The size of /3 was selected in accordance with the size of the block, so as to uniquely determine the position of valid bits in the next block, according to the adaptive stuffing algorithm below. A 10-bit number can assume 1024 values, which is one more than the size of a block. The value of /3 also gives the number of the valid bits in the next block. The additional 6 bits of field 13 are necessary for single bit error correction and multiple error detection.
In case of detection of multiple errors, the P from the previous block is used as the default, for fast reframing downstream with a minimal PLL
transient. The bits of fields 15 and 19 are interspersed within the block.
The value of R may change between adjacent blocks, as not all blocks have the same number of adaptive stuff bits, but R remains constant within each block.
The adaptive stuffing algorithm defines the binary bit reversal of 5 which is denoted with a. That is, the most significant bit of R becomes the least significant bit of a; similarly the least significant bit of a becomes the most significant bit of R. Table 1 details this translation by way of examples.
10 Table 1. Determination of a R (X
o 0 ' o 1 1 1 1 1 1 > 1 1 1 e e 0 0 I o 1 1 o 1 o ~ o 1 o 1 1 1 o 1 o > > > o 1 o e a ~ o a 1 o > > >
a is also determined on a per block basis, and as in the case of R, the value of a may change between the adjacent blocks but does not change within a block.
Also defined herein is a counter C, and a value D. C is the counter of bits in a block, and is represented by a 10 bits binary number. C
increments from 1 to 1023, and as such identifies the timeslot occupied by a bit in the block.
D is the bit-wise transition delta of C, and is represented by a 10 bit binary number with exactly one bit set. This set bit is in the position of a 0 - to - 1 transition that occurs when counter C advances with one bit.
Using Boolean functions, each bit of D is given by the bits of range n and n-1 of counter C, according to the equation:
D, =Cn ANDNOT(C-1)n EQ1
o 0 ' o 1 1 1 1 1 1 > 1 1 1 e e 0 0 I o 1 1 o 1 o ~ o 1 o 1 1 1 o 1 o > > > o 1 o e a ~ o a 1 o > > >
a is also determined on a per block basis, and as in the case of R, the value of a may change between the adjacent blocks but does not change within a block.
Also defined herein is a counter C, and a value D. C is the counter of bits in a block, and is represented by a 10 bits binary number. C
increments from 1 to 1023, and as such identifies the timeslot occupied by a bit in the block.
D is the bit-wise transition delta of C, and is represented by a 10 bit binary number with exactly one bit set. This set bit is in the position of a 0 - to - 1 transition that occurs when counter C advances with one bit.
Using Boolean functions, each bit of D is given by the bits of range n and n-1 of counter C, according to the equation:
D, =Cn ANDNOT(C-1)n EQ1
11 Table 2 gives examples of the values assumed by D for a given value of C.
Table 2. Determination of D for a given C
tu ,hmOe at rb In tilY dNdc 1u im-wIN bItl~n 0 oT ~
~ ~ ~ ~ 4 k 4 ; g, % a, N k 4 b ~ N 16 c 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 C+1 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 0 C+2 1 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 1 In order to spread stuff bits more or less evenly among valid data in the block, the adaptive stuffing algorithm according to the invention states that a bit is valid when a bit in D is also set in a.
This can be described as in Eq2, for the C"' bit of a block:
Valid(C, P), if any bit of (a,,2...~ AND D, 2 n) is non zero Eq2 A valid bit corresponds to a bit which is assigned to data, and consequently an invalid bit corresponds to a stuff bit. Table 3 shows a .simple example of how the algorithm works for a block with 7 bits, for which size of 0 is 3 bits. It is to be understood that the algorithm operates in a similar way for blocks of 1023 bits and a 10-bit 0, but it is impractical to detail the full stuffing sequences in this specification.
The entries in Table 3 are the result of the binary function Valid(C, 0). The columns illustrate how data and stuff bits are interspersed for a particular number of valid bits in the block, as given by P.
For each value of C where Valid(C) is true, a valid data bit is present in the timeslot identified by C, for each untrue value of Valid(C), a stuff bit is placed into the timeslot. Using this scheme, the invalid stuffing bits are spread almost uniformly through the frame.
Table 2. Determination of D for a given C
tu ,hmOe at rb In tilY dNdc 1u im-wIN bItl~n 0 oT ~
~ ~ ~ ~ 4 k 4 ; g, % a, N k 4 b ~ N 16 c 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 C+1 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 0 C+2 1 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 1 In order to spread stuff bits more or less evenly among valid data in the block, the adaptive stuffing algorithm according to the invention states that a bit is valid when a bit in D is also set in a.
This can be described as in Eq2, for the C"' bit of a block:
Valid(C, P), if any bit of (a,,2...~ AND D, 2 n) is non zero Eq2 A valid bit corresponds to a bit which is assigned to data, and consequently an invalid bit corresponds to a stuff bit. Table 3 shows a .simple example of how the algorithm works for a block with 7 bits, for which size of 0 is 3 bits. It is to be understood that the algorithm operates in a similar way for blocks of 1023 bits and a 10-bit 0, but it is impractical to detail the full stuffing sequences in this specification.
The entries in Table 3 are the result of the binary function Valid(C, 0). The columns illustrate how data and stuff bits are interspersed for a particular number of valid bits in the block, as given by P.
For each value of C where Valid(C) is true, a valid data bit is present in the timeslot identified by C, for each untrue value of Valid(C), a stuff bit is placed into the timeslot. Using this scheme, the invalid stuffing bits are spread almost uniformly through the frame.
12 Table 3. Example of flexible mapping for a 7-bit block, for a 3-bit (3 0 i19 0 IN 111 706 91 tp 1t1 a 111 101 IM fll Y11 111 111 1n C D Valid(C,O) Valid(C,1) Valid(C,2) Valid(C,3) Valid(C,4) Valid(C,5) Valid(C,6) Valid(C,7) 1 11 111 Stuff Stuff Stuff Stuff Data Data Data Data 2 0 IN Stuff Stuff Data Data Stuff Stuff Data Data 3 fll 0 Stuff Stuff Stuff Stuff Data Data Data Data 411 111 Stuff Data Stuff Data Stuff Data Stuff Data 6101 Nt Stuff Stuff Stuff Stuff Data Data Data Data 80 t Stuff Stuff Data Data Stuff Stuff Data Data 7 111 N1 Stuff Stuff Stuff Stuff Data Data Data Data In this example, counter C counts from 1 to 7 and D is evaluated in the respective column, for all values of C. Each value of D, as C
increments, is then compared with a. If the set bit in D is also set in a, the corresponding C"'bit in the block will be a data bit. If the set bit in D is not set in a, the corresponding ebit in the block will be a stuff bit.
Let's take as an example a block where the bit rate R1/R is 5/7"' of the available capacity, which means that P is binary 5 (101), and a, the binary bit reversal of 0, is also 5 (101). The sequence of data and stuff bits in the block is as per column Valid(C,5) and is:
Data, Stuff, Data, Data, Data, Stuff, Data It is also apparent on Table 3 that for Valid (C,5) R, which is five, is also the number of valid bits, and the invalid bits are spread almost uniformly through the frame.
Table 4 details the stuffing sequence for 5 consecutive blocks, with a slightly different (3between blocks. In this Table, counter C counts from 1 to 7, and two consecutive blocks are shown with a different background (grey and white) for clarity.
increments, is then compared with a. If the set bit in D is also set in a, the corresponding C"'bit in the block will be a data bit. If the set bit in D is not set in a, the corresponding ebit in the block will be a stuff bit.
Let's take as an example a block where the bit rate R1/R is 5/7"' of the available capacity, which means that P is binary 5 (101), and a, the binary bit reversal of 0, is also 5 (101). The sequence of data and stuff bits in the block is as per column Valid(C,5) and is:
Data, Stuff, Data, Data, Data, Stuff, Data It is also apparent on Table 3 that for Valid (C,5) R, which is five, is also the number of valid bits, and the invalid bits are spread almost uniformly through the frame.
Table 4 details the stuffing sequence for 5 consecutive blocks, with a slightly different (3between blocks. In this Table, counter C counts from 1 to 7, and two consecutive blocks are shown with a different background (grey and white) for clarity.
13 Table 4: Adaptive Stuff algorithm for five consecutive 7-bit blocks, 0 No m ne ln tp al m m a NO >tl f10 iN 161 11 fll m C B Valid(C,0) Valid(C,1) Valid(C,2) Valid(C,3) Valid(C,4) Valid(C,5) Valid(C,6) Valid(C,7) 1 0 ge1 Staff Stuff Stuff sm Dsta Data Dau Data 2 O10 010 Stuff Stuff Data Date Stotf Stuff IlatB Data 3 Ori 001 Stuff Stuff Stuft Stuff Data Oata Dab Data 4 100 100 Stuff Data Stuff Data Stutf Data Stuff Data 161 ail Stuff Stuif Stuff Stuff Data Data Data Dsta 6 110 O1Q Stoff Stu(f Data Data Stuff sm 11ata Bota 1 ft1 DOi Stuff sm Stuff Stuff Data DatB Data Data 1 It 11 sm ituft Stuff sm Deto bh 9o bo 2N fN Stuff Stuff 6ets Dete Steff Sm 6ih Dm 3 811 111 S4df Sd1tf Stuff Stutt oete D=h bh Bo 4n 101 sm Do Smff Dete Stuff Do sm 00 6im 111 sm Stuti Sditt Stuff Do eh Dlto Do I 1N IN Ste(i' ituft Bf>b Bete sm Stoft Qu Dste 7 m 1 1 SWff Stuff Sdiff' SO ~ Deu Uo Ueta 1 001 om Sfiuff Staff Stuff Stoff Data Data Data Dats 2 61A 010 Stoff Stuif aate DatB Stuff Stuff Uata Data 3 Oti 001 Stuff Stuff Staff Stuff DatB Data Data Data 4n n Stuff Data Staff Qata Stul'f Data Stuff Oeta 5 Nlt 001 Stuff Stuff Stuff Stuff Data Data Data Data 6 116 010 Stuff Stutf lbota Data Stafif Stuff Data Ilata 7 111 oe1 Stuff Stuff Stuff Stuff ilata Data Uda Data 1 Ii fl Stulf Stldf Su(f Stu(t D,ts 8ete ktb Urti 20 011 Sdifl' Shcft Dete Deo S41tf ituff Nts bb 3 Atl Nt SdAf SWft S4ift Stuff Dete 98to 9ets Deu 4 101 a Sibvuii kts Stuft Do Stuff 9 u sm Oeto 6E 011 Stu(f Stuff sm StetT 0ete Dru ba Bo i 0 IN SMf Stutt 6eta 6eta Stefl' Strft hu Db 7 m Ni S4rtt Siuf t sm f sm t 6ete Drto 1a Um Do1 Stuff Stutf Stuft Stuff Data Uata Data Do 2 m 010 Stoft Stu(f Do" Data Stuff Stuff Deta D~ta
14 3 Ott 8S1 Stuff Stuff Stuff Stutf Qeb Data Deta Dats 4n n S1tA1' go Stuff 00 Stuff Data Stuff go 5IM 8S1 Snrtf Stuff Stuff Stuff Deta Data Data Data B 11e 010 Stuff Stuff Data Do Stui# Stvff Data Oots 1 m OQI Stuff Stuff S"hiff Stoff Deta Data Deta Oata As indicated above, R is set for each block, but may vary between subsequent blocks, since the ratio between the total number of stuff bits and the number of blocks may not be an integer. Let's consider the following example:
block 1 (grey) has a R of 5 block 2 (black) has a0 of 6 block 3 (grey) has a0 of 5 block 4 (black) has a0 of 5 block 5 (grey) has a0 of 6 In this case, the spreading of stuff bits among data bits is as follows:
DSDDDSD DDDSDDD DSDDDSD DSDDDSD DDDSDDD
where D stands for data, and S for Stuff. To avoid confusion between D and S above, they are written in regular characters, while italic characters are used for signals S, and for D, bit-wise transition 0 of C.
It is again evident from Table 4 that the stuff bits are spread more or less evenly among the data bits, even with a slight variation of ~i.
Figure 2 illustrates a block diagram of a trib synchronizer 20.
Transparency is obtained as discussed above, by filling a SONET SPE
with data received at an arbitrary rate. The data path is illustrated using wide arrows, and reference numerals 22 and 22'. Signal Sl, of a continuous format and rate R1 is detected by a data recovery unit 36.
The data bits then pass through a fill control unit 38, a mapping unit 30, a receiver overhead FIFO (first-in, first-out) 31, and an overhead multiplexer 33. The signal output by synchronizer 20 is now in a SONET frame. It is to be understood that signal S has a SONET-type overhead (TOH and POH) with the respective OAM&P information, and has a SONET rate R, while the placement of the bits into the synchronous payload is according to the mapping algorithm rather that to the SONET standard.
Synchronizer 20 manipulates four different clocks: a data clock 24, 5 a block clock 26, a mapping clock 32 and SONET clocks 28 and 28A.
Clock 28 has the STS-1 92 rate and clock 28A has the rate of the frame.
The data clock 24 (rate R1) is recovered from the incoming data by data recovery unit 36 which comprises a receiver 21 and a flexible clock recovery circuit 25. Flexible clock recovery circuit 25 is capable of clock 10 recovery over a broad continuous range of bit-rates.
A certain set of known signal formats could be recognized by an off-line framer 39, shown in dotted lines on Figure 2, and frame and BER
performance information reported. Also, line coding could be removed from some signals at the receiver and added on at the transmitter, for
block 1 (grey) has a R of 5 block 2 (black) has a0 of 6 block 3 (grey) has a0 of 5 block 4 (black) has a0 of 5 block 5 (grey) has a0 of 6 In this case, the spreading of stuff bits among data bits is as follows:
DSDDDSD DDDSDDD DSDDDSD DSDDDSD DDDSDDD
where D stands for data, and S for Stuff. To avoid confusion between D and S above, they are written in regular characters, while italic characters are used for signals S, and for D, bit-wise transition 0 of C.
It is again evident from Table 4 that the stuff bits are spread more or less evenly among the data bits, even with a slight variation of ~i.
Figure 2 illustrates a block diagram of a trib synchronizer 20.
Transparency is obtained as discussed above, by filling a SONET SPE
with data received at an arbitrary rate. The data path is illustrated using wide arrows, and reference numerals 22 and 22'. Signal Sl, of a continuous format and rate R1 is detected by a data recovery unit 36.
The data bits then pass through a fill control unit 38, a mapping unit 30, a receiver overhead FIFO (first-in, first-out) 31, and an overhead multiplexer 33. The signal output by synchronizer 20 is now in a SONET frame. It is to be understood that signal S has a SONET-type overhead (TOH and POH) with the respective OAM&P information, and has a SONET rate R, while the placement of the bits into the synchronous payload is according to the mapping algorithm rather that to the SONET standard.
Synchronizer 20 manipulates four different clocks: a data clock 24, 5 a block clock 26, a mapping clock 32 and SONET clocks 28 and 28A.
Clock 28 has the STS-1 92 rate and clock 28A has the rate of the frame.
The data clock 24 (rate R1) is recovered from the incoming data by data recovery unit 36 which comprises a receiver 21 and a flexible clock recovery circuit 25. Flexible clock recovery circuit 25 is capable of clock 10 recovery over a broad continuous range of bit-rates.
A certain set of known signal formats could be recognized by an off-line framer 39, shown in dotted lines on Figure 2, and frame and BER
performance information reported. Also, line coding could be removed from some signals at the receiver and added on at the transmitter, for
15 better efficiency in mapping. These options depend on the particular type of service, and therefore are not discussed in further detail here.
A receiver buffer unit 38 comprises an elastic store 23 and a receiver digital PLL 29. The data clock 24 is used to clock the input of data into elastic store 23, which is emptied under control of mapping clock 32. Mapping clock 32 is a gapped clock, derived from the STS-192 clock 28. This clock is discontinued at appropriate phase instants as determined by the mapping algorithm, in addition to the gaps in the block clock. In this way, data 22 is synchronized to the mapping frequency at the input of mapper 27.
If the payload field 4 were filled continuously with data bits to the capacity required, and the remaining capacity were a continuum of stuff bits, the elastic store 23 fill would vary widely, requiring a rather large depth for the store 23. The elastic store 23 would fill rapidly while stuff bits are loaded, emptying rapidly while a continuous stream of trib data
A receiver buffer unit 38 comprises an elastic store 23 and a receiver digital PLL 29. The data clock 24 is used to clock the input of data into elastic store 23, which is emptied under control of mapping clock 32. Mapping clock 32 is a gapped clock, derived from the STS-192 clock 28. This clock is discontinued at appropriate phase instants as determined by the mapping algorithm, in addition to the gaps in the block clock. In this way, data 22 is synchronized to the mapping frequency at the input of mapper 27.
If the payload field 4 were filled continuously with data bits to the capacity required, and the remaining capacity were a continuum of stuff bits, the elastic store 23 fill would vary widely, requiring a rather large depth for the store 23. The elastic store 23 would fill rapidly while stuff bits are loaded, emptying rapidly while a continuous stream of trib data
16 bits are loaded. This situation is avoided in the configuration of Figure 2, where the elastic store 23 is emptied at substantially regular intervals by mapping clock 32.
On the other hand, the elastic store 23 must be sufficiently deep to absorb all input jitter and wander from the trib. If the fill of the elastic store 23 is sufficiently well controlled, it can be guaranteed never to overflow or underflow even in the presence of worst-case jitter and wander, and the synchronizer 20 will still meet jitter tolerance requirements.
Experimentally, the minimum size of the elastic store 23 was determined at 256 bits.
Receiver digital PLL 29 controls the rate at which the elastic store is emptied to maintain the optimal fill by way of P which determines the mapping clock 32. In other words, the average rate of mapping clock 32 is controlled to track the average rate of data clock 24 and P results from the phase difference between these clocks. As indicated above, P
controls filling of the next block. This control has the advantage that the synchronizer 20 does not need a pointer adjustment as per SONET
standard. Rather, control of the elastic store fill ameliorates any line and trib rate variations with time (line and trib jitter and wander), as long as the maximum trib rate never exceeds the payload rate.
To determine R, the input to the elastic store 23 is sampled periodically and phase information on data 22 is input to PLL 29. The digital PLL 29 may for example comprise a 24-bit accumulator. At the start of the block, the fill of the elastic store 23 given by counter C of mapper 27 is latched relative to e.g. 50%. Then, the phase of sample 34 is incremented into the accumulator and added to the phase left- shifted by 3 bits. The upper 10 bits of this sum S is P. The accumulator must be clipped at FFFFFF to not roll-over, and clipped at a lowest value such as 400000 to reflect the low frequency limit of the analog output PLL range.
Other implementations of digital PLL are also possible.
If the elastic store 23 starts to overfill, 0 would be increased to empty the store by speeding-up the mapping clock 32. Similarly, if store
On the other hand, the elastic store 23 must be sufficiently deep to absorb all input jitter and wander from the trib. If the fill of the elastic store 23 is sufficiently well controlled, it can be guaranteed never to overflow or underflow even in the presence of worst-case jitter and wander, and the synchronizer 20 will still meet jitter tolerance requirements.
Experimentally, the minimum size of the elastic store 23 was determined at 256 bits.
Receiver digital PLL 29 controls the rate at which the elastic store is emptied to maintain the optimal fill by way of P which determines the mapping clock 32. In other words, the average rate of mapping clock 32 is controlled to track the average rate of data clock 24 and P results from the phase difference between these clocks. As indicated above, P
controls filling of the next block. This control has the advantage that the synchronizer 20 does not need a pointer adjustment as per SONET
standard. Rather, control of the elastic store fill ameliorates any line and trib rate variations with time (line and trib jitter and wander), as long as the maximum trib rate never exceeds the payload rate.
To determine R, the input to the elastic store 23 is sampled periodically and phase information on data 22 is input to PLL 29. The digital PLL 29 may for example comprise a 24-bit accumulator. At the start of the block, the fill of the elastic store 23 given by counter C of mapper 27 is latched relative to e.g. 50%. Then, the phase of sample 34 is incremented into the accumulator and added to the phase left- shifted by 3 bits. The upper 10 bits of this sum S is P. The accumulator must be clipped at FFFFFF to not roll-over, and clipped at a lowest value such as 400000 to reflect the low frequency limit of the analog output PLL range.
Other implementations of digital PLL are also possible.
If the elastic store 23 starts to overfill, 0 would be increased to empty the store by speeding-up the mapping clock 32. Similarly, if store
17 23 begins to empty, 0 would be decreased to allow store 23 to fill. The target fill is preferably 50%.
Mapping unit 30 comprises a block clock gapper 37, a mapping clock gapper 35 and a mapper 27.
Block clock gapper 37 receives the STS- 192 clock 28 which features gaps and regular cycles accounting for SONET TOH. Clock 28 generates the block clock 26, which has in the above example 1138 (number of blocks) X 1056 (size of a block) = 1,201,728 cycles per SONET
frame, with 42,432 gaps spread evenly through the frame. As indicated above, the gaps of the block clock 26 are due to the SONET overhead, namely field 2 in Figure 1 B, whose size is 3 x 9 x 8 X 192, and to the fixed stuffing, namely fields 6 and 14, whose size is 960. Block clock 26 represents the total allocation of bits in field 8. In other words, block clock 26 is discontinued at approximately every 30th bit to keep room for the TOH bits, POH bits and the fixed stuff bits, in the case when the overhead size of the frame is according to the SONET standard.
Mapping clock gapper block 35 has the same rate as the block clock, but is further gapped under control of 0, as described above, with a pulse at every valid bit location, to further account for the adaptive stuff bits resulted from the difference between rates R1 and R.
Mapper 27 takes mapping clock 32, block clock 26 and some other complementary clocks, not shown for simplicity, and justifies data 22 using both fixed and adaptive stuff bits. The data bits are clocked out from elastic store 23 into the mapper using mapping clock 32. The data bits, fixed and adaptive stuff bits are clocked out from mapper 27 using block clock 26. The mapper 27 has essentially no memory, the elastic store 23 and the FIFO 31 representing all the memory of the synchronizer.
The bits from mapper 27 denoted with reference numeral 22', as they comprise data, fixed and adaptive stuff bits, are clocked into the receiver overhead FIFO (first-in first-out) 31, which reserves timeslots for for the SONET overhead locations. Next, bits 22' are clocked out of FIFO
31 with clock 28A, whereby FIFO 31 is reset synchronously once each
Mapping unit 30 comprises a block clock gapper 37, a mapping clock gapper 35 and a mapper 27.
Block clock gapper 37 receives the STS- 192 clock 28 which features gaps and regular cycles accounting for SONET TOH. Clock 28 generates the block clock 26, which has in the above example 1138 (number of blocks) X 1056 (size of a block) = 1,201,728 cycles per SONET
frame, with 42,432 gaps spread evenly through the frame. As indicated above, the gaps of the block clock 26 are due to the SONET overhead, namely field 2 in Figure 1 B, whose size is 3 x 9 x 8 X 192, and to the fixed stuffing, namely fields 6 and 14, whose size is 960. Block clock 26 represents the total allocation of bits in field 8. In other words, block clock 26 is discontinued at approximately every 30th bit to keep room for the TOH bits, POH bits and the fixed stuff bits, in the case when the overhead size of the frame is according to the SONET standard.
Mapping clock gapper block 35 has the same rate as the block clock, but is further gapped under control of 0, as described above, with a pulse at every valid bit location, to further account for the adaptive stuff bits resulted from the difference between rates R1 and R.
Mapper 27 takes mapping clock 32, block clock 26 and some other complementary clocks, not shown for simplicity, and justifies data 22 using both fixed and adaptive stuff bits. The data bits are clocked out from elastic store 23 into the mapper using mapping clock 32. The data bits, fixed and adaptive stuff bits are clocked out from mapper 27 using block clock 26. The mapper 27 has essentially no memory, the elastic store 23 and the FIFO 31 representing all the memory of the synchronizer.
The bits from mapper 27 denoted with reference numeral 22', as they comprise data, fixed and adaptive stuff bits, are clocked into the receiver overhead FIFO (first-in first-out) 31, which reserves timeslots for for the SONET overhead locations. Next, bits 22' are clocked out of FIFO
31 with clock 28A, whereby FIFO 31 is reset synchronously once each
18 frame. The depth of FIFO 31 has only to be sufficient to store payload bits during the phase instants of the frame when frame OH is being clocked into the OH MUX. If the frame has the same OH to payload ratio as SONET, this depth must be greater than 192x8x9 x3 bits, and is preferably larger than 192x8x12 x3 bits.
From FIFO block 31, bits 22' are clocked into the SONET overhead multiplexer 33 where the SONET overhead is added in the respective empty timesiots and the signal is then treated as an STS-1 92. The SONET clocks 28 and 28A, shown in thin lines, are locked to the rest of the shelf, in the usual manner.
A serial hardware implementation is described for simplicity.
Parallel implementations of this kind of mapping, such as byte wide implementations can obtain lower clock speeds. These parallel implementations can have staggered block alignments for reduced jitter.
DSP control rather than hardware control would give greater freedom to optimize the PLLs.
Figure 3 shows the block diagram of the transmitter side of the transparent reverse synchronizer, or desynchronizer 40. The desynchronizer 40 performs the inverse function performed by the synchronizer 20, in a very similar manner, and is provided with similar blocks.
A SONET overhead demultiplexer 53 delineates the SONET
overhead from signal 42' using STS-192 clock 28, which is locked to the rest of the shelf in the usual manner. A transmitter overhead FIFO 51 is reset synchronously once each frame with clock 28A. Overhead FIFO 51 absorbs overhead locations so as to present to the mapper 47 the data 42' received in the payload, comprising data bits together with the fixed stuff bits and adaptive stuff bits.
If pointer adjustment is not considered, the transmitter OH FIFO 51 could have a similar depth with that of receiver OH FIFO 31 of synchronizer 20. For example, if the SONET OH is used for the frame, the required depth is, as in the case of FIFO 31, 192x8x12 x3 bits. FIFO
From FIFO block 31, bits 22' are clocked into the SONET overhead multiplexer 33 where the SONET overhead is added in the respective empty timesiots and the signal is then treated as an STS-1 92. The SONET clocks 28 and 28A, shown in thin lines, are locked to the rest of the shelf, in the usual manner.
A serial hardware implementation is described for simplicity.
Parallel implementations of this kind of mapping, such as byte wide implementations can obtain lower clock speeds. These parallel implementations can have staggered block alignments for reduced jitter.
DSP control rather than hardware control would give greater freedom to optimize the PLLs.
Figure 3 shows the block diagram of the transmitter side of the transparent reverse synchronizer, or desynchronizer 40. The desynchronizer 40 performs the inverse function performed by the synchronizer 20, in a very similar manner, and is provided with similar blocks.
A SONET overhead demultiplexer 53 delineates the SONET
overhead from signal 42' using STS-192 clock 28, which is locked to the rest of the shelf in the usual manner. A transmitter overhead FIFO 51 is reset synchronously once each frame with clock 28A. Overhead FIFO 51 absorbs overhead locations so as to present to the mapper 47 the data 42' received in the payload, comprising data bits together with the fixed stuff bits and adaptive stuff bits.
If pointer adjustment is not considered, the transmitter OH FIFO 51 could have a similar depth with that of receiver OH FIFO 31 of synchronizer 20. For example, if the SONET OH is used for the frame, the required depth is, as in the case of FIFO 31, 192x8x12 x3 bits. FIFO
19 could thus store sufficient data bits so that transmitter OH FIFO 51 is not emptied during the frame phase when the OH is being demultiplexed from the bit stream. However, as pointer alignment is necessary for the desynchronizer, the transmitter OH FIFO 51 must have additional depth to tolerate the worst-case series of positive or negative pointer adjustment events.
A reverse mapping unit 50 comprises a reverse mapper 47, a mapping clock gapper 55, and a block clock gapper 57.
The block clock gapper 57 gaps the STS-1 92 clock 28 to create block clock 26. Block clock 26, as in the case of the synchronizer 20, has 1,201,728 cycles per frame, with 42,432 gaps spread evenly across the frame. The gaps account for fields 2, 6 and 14 of Figure 1 B. In other words, this clock rejects the TOH and the fixed stuff bits.
Block clock gapper 57 of the desynchronizer also includes/deletes gaps for pointer adjustments. These inclusions must be spread out for three frames to minimize the phase hit from a pointer adjustment.
Mapping clock gapper 55 receives the block clock 26 and 0, read from an in-band OH channel within the block. Using 0, gapped clock 26 is further gapped to produce the mapping clock 32. Mapping clock 32 gaps-out data bits 42' so that strictly trib data bits 42 are clocked out.
Bits 42 are next processed by a transmitter buffer unit 54, which comprises an elastic store 43 and a transmitter digital PLL 49. The trib data bits 42 are clocked into the output elastic store 43 using mapping clock 32. The elastic store 43 is emptied by the data clock 24, output by the flexible clock recovery circuit 45.
The phase of the output elastic store 43 is sampled periodically by the transmitter digital PLL. The sample 34 is processed digitally, and an output signal passed to the flexible clock circuit 45, to control the voltage of the VCO. The flexible clock circuit 45 is of a similar type with the flexible clock circuit 25 of the synchronizer, and provides data clock 24.
The bandwidth of the Tx PLL 49 must be as low as possible to filter out jitter from the mapping and from pointer adjustments, and yet high enough to suppress the VCO noise.
While the invention has been described with reference to particular 5 example embodiments, further modifications and improvements which will occur to those skilled in the art, may be made within the purview of the appended claims, without departing from the scope of the invention in its broader aspect.
A reverse mapping unit 50 comprises a reverse mapper 47, a mapping clock gapper 55, and a block clock gapper 57.
The block clock gapper 57 gaps the STS-1 92 clock 28 to create block clock 26. Block clock 26, as in the case of the synchronizer 20, has 1,201,728 cycles per frame, with 42,432 gaps spread evenly across the frame. The gaps account for fields 2, 6 and 14 of Figure 1 B. In other words, this clock rejects the TOH and the fixed stuff bits.
Block clock gapper 57 of the desynchronizer also includes/deletes gaps for pointer adjustments. These inclusions must be spread out for three frames to minimize the phase hit from a pointer adjustment.
Mapping clock gapper 55 receives the block clock 26 and 0, read from an in-band OH channel within the block. Using 0, gapped clock 26 is further gapped to produce the mapping clock 32. Mapping clock 32 gaps-out data bits 42' so that strictly trib data bits 42 are clocked out.
Bits 42 are next processed by a transmitter buffer unit 54, which comprises an elastic store 43 and a transmitter digital PLL 49. The trib data bits 42 are clocked into the output elastic store 43 using mapping clock 32. The elastic store 43 is emptied by the data clock 24, output by the flexible clock recovery circuit 45.
The phase of the output elastic store 43 is sampled periodically by the transmitter digital PLL. The sample 34 is processed digitally, and an output signal passed to the flexible clock circuit 45, to control the voltage of the VCO. The flexible clock circuit 45 is of a similar type with the flexible clock circuit 25 of the synchronizer, and provides data clock 24.
The bandwidth of the Tx PLL 49 must be as low as possible to filter out jitter from the mapping and from pointer adjustments, and yet high enough to suppress the VCO noise.
While the invention has been described with reference to particular 5 example embodiments, further modifications and improvements which will occur to those skilled in the art, may be made within the purview of the appended claims, without departing from the scope of the invention in its broader aspect.
Claims
I CLAIM
1. A method for transmitting a continuous digital signal of an arbitrary rate R1 over a synchronous network, comprising:
selecting a fixed length container signal of a rate R, where R is higher than said arbitrary rate R1 of said continuous signal; and at a transmit site, adaptively distributing the bits of said continuous signal, as a function of the rate R1 of said continuous signal and the rate R
of the container signal, into valid locations of a frame of said container signal and providing stuff bits into invalid locations, wherein said invalid locations are uniformly interspersed across said frame.
2. A method as claimed in claim 1, wherein said container signal is a SONET/SDH signal, and said synchronous network is a SONET/SDH
network.
3. A method as claimed in claim 2, wherein said continuous digital signal is also a SONET/SDH signal.
4. A method as claimed in claim 2, wherein said SONET/SDH signal comprises a plurality of transparent tributaries.
5. A method as claimed in claim 1, wherein said stuff bits comprise fixed stuff and adaptive stuff bits.
6. A method as claimed in claim 5, wherein said step of adaptively distributing comprises:
determining the phase difference between said continuous digital signal and said container signal;
adaptively adding to the bits of said continuous digital signal including a definite number of locations for accommodating said fixed stuff bits within said frame, and an adjustable number of locations for accommodating said adaptive stuff bits within said frame, based on said phase difference.
7. A method as claimed in claim 6, wherein said adjustable number is larger than said definite number.
8. A method as claimed in claim 6, wherein said definite number includes transport overhead (TOH) locations and remainder fixed stuff bits locations.
9. A method as claimed in claim 8, further comprising providing maintenance, operation, administration and provisioning information in said TOH locations.
10. A method as claimed in claim 6, wherein said step of adaptively adding comprises:
partitioning said frame into a number of equally sized data blocks and said definite number of locations;
for each block, determining a control function .beta. indicative of said adjustable number;
and mapping said adaptive stuff bits based on said control function.
11. A method as claimed in claim 10, wherein said step of mapping comprises:
providing a counter C for identifying a location in said block;
defining the binary bit reversal .alpha. of said control function .beta.;
calculating the bitwise transition delta of said counter C; and determining if a location identified by said counter C is an invalid location, whenever a function Valid (C,.beta.) is false; and providing an adaptive stuff bit into said invalid location.
12. A method as claimed in claim 1, further comprising recovering said continuous signal from said synchronous signal at a receive site, by extracting the data bits of said continuous signal from said valid locations of said frame.
13. A synchronizer for adaptively mapping a continuous format signal of an arbitrary rate for transport over a synchronous network, comprising:
a data recovery unit for recovering from said continuous format signal, a stream of data bits and a data clock indicative of said arbitrary rate;
a receiver buffer unit for receiving said stream of data bits, determining a phase difference between said arbitrary rate and the rate of a frame of said tributary, and generating a control function .beta.;
a mapping unit for extracting said stream of data bits from said receiver buffer unit at a mapping clock rate, and adaptively inserting stuff bits and said data bits into said frame at a block clock rate according to said control function .beta..
14. A synchronizer as claimed in claim 13, wherein said receiver buffer unit comprises:
an elastic store for temporarily storing an amount of data bits of said stream at said data rate clock and providing said data bits to said mapping unit at said block clock rate;
a digital PLL for determining the phase difference between said arbitrary rate and said mapping clock and providing said control function .beta..
15. A synchronizer as claimed in claim 13, wherein said data recovery unit comprises a frequency agile PLL for detecting said arbitrary rate, and a receiver for detecting said data bits using said data clock.
16. A synchronizer as claimed in claim 13, wherein said mapping unit comprises:
a block clock gapper for receiving a clock indicative of the rate of said synchronous frame and providing said block clock of a block rate accounting for all locations of said synchronous frame and with gaps accounting for a definite number of locations for accommodating fixed stuff bits;
a mapping clock gapper for receiving said block clock and said control signal .beta. and providing a mapping clock of a mapping rate accounting for all locations of said synchronous frame and with gaps accounting for an adjustable number of locations for accommodating adaptive stuff bits within said frame; and a mapper for receiving said block clock and said mapping clock and accordingly mapping said stream of data bits in said frame.
17. A synchronizer as claimed in claim 13, further comprising a receiver OH FIFO for arranging a plurality of transport overhead TOH locations for seamless transport of said frame within said synchronous network.
18. A synchronizer as claimed in claim 17, further comprising an overhead multiplexer for adding operation, administration, maintenance and provisioning data into said TOH locations.
19. A de-synchronizer for adaptively reverse mapping a continuous format signal of an arbitrary rate received over a synchronous network as a transparent tributary signal, comprising:
a reverse mapping unit for receiving a frame of said tributary at a block clock rate and a control function .beta., and extracting a stream of data bits at a mapping clock rate, while excluding stuff bits according to said control function .beta.;
a transmitter buffer unit for receiving said data bits, and determining a phase difference between said arbitrary rate and the rate of said frame; and a data transmit unit for receiving said data bits and transmitting said continuous format signal at a data rate controlled by said phase difference.
20. A de-synchronizer as claimed in claim 19, wherein said control function .beta. is received in said frame.
21. A method for transmitting a continuous digital signal of a rate R1 over a synchronous network comprising:
selecting a container of a rate R, where R is higher than said rate R1 of said continuous signal; and adaptively mapping said continuous digital signal into said container signal, as a function of the rate R1 of said continuous signal and the rate R
of the container signal, by assigning from a set of assignable locations in said container signal, locations to include adaptive stuff bits, where said set of assignable locations comprises a fraction of the locations within said container signal.
22. A method as claimed in claim 21, where the location and the number of stuff bits assigned depends on the phase of said continuous digital signal.
23. A method as claimed in claim 22, wherein said step of adaptively mapping comprises:
assigning a definite number of locations as fixed stuff bits within a frame of said container signal, and an adjustable number of locations as said locations to include adaptive stuff bits within said frame.
24. A method as claimed in claim 23, wherein said step of adaptively mapping comprises:
partitioning said frame into a number of equally sized data blocks of said definite number of locations;
for each data block, determining a control function .beta. indicative of said adjustable number;
and mapping data bits and said adaptive stuff bits within the block based on said control function.
25. A method as claimed in claim 24, wherein said step of mapping comprises:
providing a counter C for identifying a location in said block;
defining the binary reversal .alpha. of said control function .beta.;
calculating the bitwise transition delta of said counter C; and determining if a location identified by said counter C is an invalid location, whenever a function Valid(C, .beta.) is false; and providing an adaptive stuff bit into said invalid location.
26. A method as claimed in claim 23, further comprising recovering said continuous signal from said synchronous signal at a receive site, by extracting the data bits of said continuous signal from said frame.
27. A method as claimed in claim 24, wherein said phase is communicated to a far end receiver and wherein said far end receiver uses said phase to recover said continuous signal from said synchronous signal by extracting the data bits of said continuous signal from said frame.
28. A method as claimed in claim 21, wherein said continuous signal is a SONET/SDH signal, said container signal is a SONET/SDH signal, and said synchronous network is a SONET/SDH network.
29. A method for transmitting continuous digital signals over a network, comprising, at a transmit site of the network:
receiving signals including said continuous digital signals;
based on at least one of the received signals, software provisioning a fixed length container signal rate R where R is higher than bit rates of said continuous signals; and distributing bits of said continuous signals into valid locations of frames of containers at said container signal rate R and providing stuff bits into invalid locations of said frames.
A method as defined in claim 29, wherein the fixed length container signal rate R is software provisioned based on the received continuous digital signals.
A method as defined in claim 29, wherein said container signal is a SONET/SDH signal, and said network is a SONET/SDH network.
A method as claimed in claim 31, wherein said continuous digital signal is also a SONET/SDH signal.
A method as claimed in claim 31, wherein said SONET/SDH signal comprises a plurality of transparent tributaries.
A method as claimed in claim 29, wherein said stuff bits comprise fixed stuff bits and adaptive stuff bits.
A method as claimed in claim 34, wherein said step of distributing comprises:
determining the phase difference between said continuous digital signal and said container signal;
adaptively adding to the bits of said continuous digital signal including a definite number of locations for accommodating said fixed stuff bits within said frame, and an adjustable number of locations for accommodating said adaptive stuff bits within said frame, based on said phase difference.
A method as claimed in claim 35, wherein said adjustable number is significantly larger than said definite number.
37. A method as claimed in claim 35, wherein said definite number includes transport overhead (TOH) locations and remainder stuff bits locations.
38. A method as claimed in claim 37, further comprising providing maintenance, operation, administration and provisioning information in said TOH locations.
39. A method as claimed in claim 35, wherein said step of adaptively adding comprises:
partitioning said frame into a number of equally sized data blocks and said definite number of locations;
for each block, determining a control function .beta. indicative of said adjustable number;
and mapping said adaptive stuff bits based on said control function.
40. A method as defined in claim 39, wherein said step of mapping comprises:
providing a counter C for identifying a location in said block;
defining the binary bit reversal a of said control function .beta.;
calculating the bitwise transition delta of said counter C; and determining if a location identified by said counter C is an invalid location, whenever a function Valid (C,.beta.) is false; and providing an adaptive stuff bit in said invalid location.
41. A method as claimed in claim 29, further comprising recovering said continuous signals from said containers at a receive site, by extracting the data bits of said continuous signals from said valid locations of said frames.
42. A synchronizer for mapping continuous format signals for multiplexed transport over a network, comprising:
a receiver for receiving signals including said continuous format signals;
a data recovery unit for recovering from received signals, streams of data bits and information indicative of bit rates of said continuous format signals;
receiver buffer units for receiving said streams of data bits, determining phase differences between said bit rates and the rates of frames of tributaries of an output signal, and generating a control function .beta.;
a mapping unit for extracting said streams of data bits from said receiver buffer units at software provisionable mapping clock rates, and adaptively inserting stuff bits and said data bits into said frames at a block clock rate according to said control function .beta..
43. A synchronizer as claimed in claim 42, wherein the mapping unit is responsive to said received continuous format signals to software provision the mapping clock rates.
44. A synchronizer as claimed in claim 42, wherein said receiver buffer units comprise elastic stores for temporarily storing data bits of said stream at said data rate clock and providing said data bits to said mapping unit at said block clock rate according to said control function b.
45. A synchronizer as claimed in claim 42, wherein said data recovery unit comprises a frequency agile PLL for detecting said arbitrary rate, and a receiver for detecting said data bits using said data clock.
46. A synchronizer as claimed in claim 42, wherein said mapping unit comprises:
a block clock gapper for receiving a clock indicative of the rate of said synchronous frame and providing said block clock of a block rate accounting for all locations of said synchronous frame and with gaps accounting for a definite number of locations for accomodating fixed stuff bits;
a mapping clock gapper for receiving said block clock and said control signal .beta. and providing a mapping clock of a mapping rate accounting for all locations of said synchronous frame and with gaps accounting for an adjustable number of locations for accomodating adaptive stuff bits within said frame; and a mapper for receiving said block clock and said mapping clock and accordingly mapping said stream of data bits in said frame.
47. A synchronizer as claimed in claim 42, further comprising a receiver OH FIFO for arranging a plurality of transport overhead TOH locations for seamless transport of said stream of data bits in said frame.
48. A synchronizer as claimed in claim 47, further comprising an overhead multiplexer for adding operation, administration, maintenance and provisioning data into said TOH locations.
49. A method for transmitting continuous digital signals over a network comprising;
receiving signals including said continuous digital signals;
based on at least one of the received signals, software provisioning a container signal rate R where R is higher than bit rates of said continuous signals; and mapping said continuous digital signals into containers at the container signal rate R by assigning from a set of assignable locations in said containers, locations to include adaptive stuff bits, where said set of assignable locations comprises a significant fraction of the locations within said container signal.
50. A method as claimed in claim 49, where the location and number of stuff bits assigned depends on the phases of said continuous digital signals.
51. A method as claimed in claim 50, wherein said step of mapping comprises assigning a definite number of locations as fixed stuff bits within each frame of each container signal, and an adjustable number of locations as said locations to include adaptive stuff bits within said frame.
52. A method as claimed in claim 51, wherein said step of adding comprises:
partitioning said frame into a number of equally sized data blocks of said definite number of locations;
for each data block, determining a control function .beta. indicative of said adjustable number;
and mapping data bits and said adaptive stuff bits within the block based on said control function.
53. A method as claimed in claim 52, where said step of mapping comprises:
providing a counter C for identifying a location in said block;
defining the binary bit reversal a of said control function b;
calculating the bitwise transition delta of said counter C; and determining if a location identified by said counter C is an invalid location, whenever a function Valid (C,b) is false; and providing an adaptive stuff bit into said invalid location.
54. A method as claimed in claim 51, further comprising recovering said continuous signals from said containers at a receive site, by extracting the data bits of said continuous signal from said frame.
55. A method as claimed in claim 52, wherein said phase is communicated to a far end receiver and wherein said far end receiver uses said phase to recover said continuous signal from said synchronous signal by extracting the data bits of said continuous signals from said frames.
56. A method as claimed in claim 49, wherein said continuous signal is a SONET/SDH signal, said container signal is a SONET/SDH signal, and said network is a SONET/SDH network.
1. A method for transmitting a continuous digital signal of an arbitrary rate R1 over a synchronous network, comprising:
selecting a fixed length container signal of a rate R, where R is higher than said arbitrary rate R1 of said continuous signal; and at a transmit site, adaptively distributing the bits of said continuous signal, as a function of the rate R1 of said continuous signal and the rate R
of the container signal, into valid locations of a frame of said container signal and providing stuff bits into invalid locations, wherein said invalid locations are uniformly interspersed across said frame.
2. A method as claimed in claim 1, wherein said container signal is a SONET/SDH signal, and said synchronous network is a SONET/SDH
network.
3. A method as claimed in claim 2, wherein said continuous digital signal is also a SONET/SDH signal.
4. A method as claimed in claim 2, wherein said SONET/SDH signal comprises a plurality of transparent tributaries.
5. A method as claimed in claim 1, wherein said stuff bits comprise fixed stuff and adaptive stuff bits.
6. A method as claimed in claim 5, wherein said step of adaptively distributing comprises:
determining the phase difference between said continuous digital signal and said container signal;
adaptively adding to the bits of said continuous digital signal including a definite number of locations for accommodating said fixed stuff bits within said frame, and an adjustable number of locations for accommodating said adaptive stuff bits within said frame, based on said phase difference.
7. A method as claimed in claim 6, wherein said adjustable number is larger than said definite number.
8. A method as claimed in claim 6, wherein said definite number includes transport overhead (TOH) locations and remainder fixed stuff bits locations.
9. A method as claimed in claim 8, further comprising providing maintenance, operation, administration and provisioning information in said TOH locations.
10. A method as claimed in claim 6, wherein said step of adaptively adding comprises:
partitioning said frame into a number of equally sized data blocks and said definite number of locations;
for each block, determining a control function .beta. indicative of said adjustable number;
and mapping said adaptive stuff bits based on said control function.
11. A method as claimed in claim 10, wherein said step of mapping comprises:
providing a counter C for identifying a location in said block;
defining the binary bit reversal .alpha. of said control function .beta.;
calculating the bitwise transition delta of said counter C; and determining if a location identified by said counter C is an invalid location, whenever a function Valid (C,.beta.) is false; and providing an adaptive stuff bit into said invalid location.
12. A method as claimed in claim 1, further comprising recovering said continuous signal from said synchronous signal at a receive site, by extracting the data bits of said continuous signal from said valid locations of said frame.
13. A synchronizer for adaptively mapping a continuous format signal of an arbitrary rate for transport over a synchronous network, comprising:
a data recovery unit for recovering from said continuous format signal, a stream of data bits and a data clock indicative of said arbitrary rate;
a receiver buffer unit for receiving said stream of data bits, determining a phase difference between said arbitrary rate and the rate of a frame of said tributary, and generating a control function .beta.;
a mapping unit for extracting said stream of data bits from said receiver buffer unit at a mapping clock rate, and adaptively inserting stuff bits and said data bits into said frame at a block clock rate according to said control function .beta..
14. A synchronizer as claimed in claim 13, wherein said receiver buffer unit comprises:
an elastic store for temporarily storing an amount of data bits of said stream at said data rate clock and providing said data bits to said mapping unit at said block clock rate;
a digital PLL for determining the phase difference between said arbitrary rate and said mapping clock and providing said control function .beta..
15. A synchronizer as claimed in claim 13, wherein said data recovery unit comprises a frequency agile PLL for detecting said arbitrary rate, and a receiver for detecting said data bits using said data clock.
16. A synchronizer as claimed in claim 13, wherein said mapping unit comprises:
a block clock gapper for receiving a clock indicative of the rate of said synchronous frame and providing said block clock of a block rate accounting for all locations of said synchronous frame and with gaps accounting for a definite number of locations for accommodating fixed stuff bits;
a mapping clock gapper for receiving said block clock and said control signal .beta. and providing a mapping clock of a mapping rate accounting for all locations of said synchronous frame and with gaps accounting for an adjustable number of locations for accommodating adaptive stuff bits within said frame; and a mapper for receiving said block clock and said mapping clock and accordingly mapping said stream of data bits in said frame.
17. A synchronizer as claimed in claim 13, further comprising a receiver OH FIFO for arranging a plurality of transport overhead TOH locations for seamless transport of said frame within said synchronous network.
18. A synchronizer as claimed in claim 17, further comprising an overhead multiplexer for adding operation, administration, maintenance and provisioning data into said TOH locations.
19. A de-synchronizer for adaptively reverse mapping a continuous format signal of an arbitrary rate received over a synchronous network as a transparent tributary signal, comprising:
a reverse mapping unit for receiving a frame of said tributary at a block clock rate and a control function .beta., and extracting a stream of data bits at a mapping clock rate, while excluding stuff bits according to said control function .beta.;
a transmitter buffer unit for receiving said data bits, and determining a phase difference between said arbitrary rate and the rate of said frame; and a data transmit unit for receiving said data bits and transmitting said continuous format signal at a data rate controlled by said phase difference.
20. A de-synchronizer as claimed in claim 19, wherein said control function .beta. is received in said frame.
21. A method for transmitting a continuous digital signal of a rate R1 over a synchronous network comprising:
selecting a container of a rate R, where R is higher than said rate R1 of said continuous signal; and adaptively mapping said continuous digital signal into said container signal, as a function of the rate R1 of said continuous signal and the rate R
of the container signal, by assigning from a set of assignable locations in said container signal, locations to include adaptive stuff bits, where said set of assignable locations comprises a fraction of the locations within said container signal.
22. A method as claimed in claim 21, where the location and the number of stuff bits assigned depends on the phase of said continuous digital signal.
23. A method as claimed in claim 22, wherein said step of adaptively mapping comprises:
assigning a definite number of locations as fixed stuff bits within a frame of said container signal, and an adjustable number of locations as said locations to include adaptive stuff bits within said frame.
24. A method as claimed in claim 23, wherein said step of adaptively mapping comprises:
partitioning said frame into a number of equally sized data blocks of said definite number of locations;
for each data block, determining a control function .beta. indicative of said adjustable number;
and mapping data bits and said adaptive stuff bits within the block based on said control function.
25. A method as claimed in claim 24, wherein said step of mapping comprises:
providing a counter C for identifying a location in said block;
defining the binary reversal .alpha. of said control function .beta.;
calculating the bitwise transition delta of said counter C; and determining if a location identified by said counter C is an invalid location, whenever a function Valid(C, .beta.) is false; and providing an adaptive stuff bit into said invalid location.
26. A method as claimed in claim 23, further comprising recovering said continuous signal from said synchronous signal at a receive site, by extracting the data bits of said continuous signal from said frame.
27. A method as claimed in claim 24, wherein said phase is communicated to a far end receiver and wherein said far end receiver uses said phase to recover said continuous signal from said synchronous signal by extracting the data bits of said continuous signal from said frame.
28. A method as claimed in claim 21, wherein said continuous signal is a SONET/SDH signal, said container signal is a SONET/SDH signal, and said synchronous network is a SONET/SDH network.
29. A method for transmitting continuous digital signals over a network, comprising, at a transmit site of the network:
receiving signals including said continuous digital signals;
based on at least one of the received signals, software provisioning a fixed length container signal rate R where R is higher than bit rates of said continuous signals; and distributing bits of said continuous signals into valid locations of frames of containers at said container signal rate R and providing stuff bits into invalid locations of said frames.
A method as defined in claim 29, wherein the fixed length container signal rate R is software provisioned based on the received continuous digital signals.
A method as defined in claim 29, wherein said container signal is a SONET/SDH signal, and said network is a SONET/SDH network.
A method as claimed in claim 31, wherein said continuous digital signal is also a SONET/SDH signal.
A method as claimed in claim 31, wherein said SONET/SDH signal comprises a plurality of transparent tributaries.
A method as claimed in claim 29, wherein said stuff bits comprise fixed stuff bits and adaptive stuff bits.
A method as claimed in claim 34, wherein said step of distributing comprises:
determining the phase difference between said continuous digital signal and said container signal;
adaptively adding to the bits of said continuous digital signal including a definite number of locations for accommodating said fixed stuff bits within said frame, and an adjustable number of locations for accommodating said adaptive stuff bits within said frame, based on said phase difference.
A method as claimed in claim 35, wherein said adjustable number is significantly larger than said definite number.
37. A method as claimed in claim 35, wherein said definite number includes transport overhead (TOH) locations and remainder stuff bits locations.
38. A method as claimed in claim 37, further comprising providing maintenance, operation, administration and provisioning information in said TOH locations.
39. A method as claimed in claim 35, wherein said step of adaptively adding comprises:
partitioning said frame into a number of equally sized data blocks and said definite number of locations;
for each block, determining a control function .beta. indicative of said adjustable number;
and mapping said adaptive stuff bits based on said control function.
40. A method as defined in claim 39, wherein said step of mapping comprises:
providing a counter C for identifying a location in said block;
defining the binary bit reversal a of said control function .beta.;
calculating the bitwise transition delta of said counter C; and determining if a location identified by said counter C is an invalid location, whenever a function Valid (C,.beta.) is false; and providing an adaptive stuff bit in said invalid location.
41. A method as claimed in claim 29, further comprising recovering said continuous signals from said containers at a receive site, by extracting the data bits of said continuous signals from said valid locations of said frames.
42. A synchronizer for mapping continuous format signals for multiplexed transport over a network, comprising:
a receiver for receiving signals including said continuous format signals;
a data recovery unit for recovering from received signals, streams of data bits and information indicative of bit rates of said continuous format signals;
receiver buffer units for receiving said streams of data bits, determining phase differences between said bit rates and the rates of frames of tributaries of an output signal, and generating a control function .beta.;
a mapping unit for extracting said streams of data bits from said receiver buffer units at software provisionable mapping clock rates, and adaptively inserting stuff bits and said data bits into said frames at a block clock rate according to said control function .beta..
43. A synchronizer as claimed in claim 42, wherein the mapping unit is responsive to said received continuous format signals to software provision the mapping clock rates.
44. A synchronizer as claimed in claim 42, wherein said receiver buffer units comprise elastic stores for temporarily storing data bits of said stream at said data rate clock and providing said data bits to said mapping unit at said block clock rate according to said control function b.
45. A synchronizer as claimed in claim 42, wherein said data recovery unit comprises a frequency agile PLL for detecting said arbitrary rate, and a receiver for detecting said data bits using said data clock.
46. A synchronizer as claimed in claim 42, wherein said mapping unit comprises:
a block clock gapper for receiving a clock indicative of the rate of said synchronous frame and providing said block clock of a block rate accounting for all locations of said synchronous frame and with gaps accounting for a definite number of locations for accomodating fixed stuff bits;
a mapping clock gapper for receiving said block clock and said control signal .beta. and providing a mapping clock of a mapping rate accounting for all locations of said synchronous frame and with gaps accounting for an adjustable number of locations for accomodating adaptive stuff bits within said frame; and a mapper for receiving said block clock and said mapping clock and accordingly mapping said stream of data bits in said frame.
47. A synchronizer as claimed in claim 42, further comprising a receiver OH FIFO for arranging a plurality of transport overhead TOH locations for seamless transport of said stream of data bits in said frame.
48. A synchronizer as claimed in claim 47, further comprising an overhead multiplexer for adding operation, administration, maintenance and provisioning data into said TOH locations.
49. A method for transmitting continuous digital signals over a network comprising;
receiving signals including said continuous digital signals;
based on at least one of the received signals, software provisioning a container signal rate R where R is higher than bit rates of said continuous signals; and mapping said continuous digital signals into containers at the container signal rate R by assigning from a set of assignable locations in said containers, locations to include adaptive stuff bits, where said set of assignable locations comprises a significant fraction of the locations within said container signal.
50. A method as claimed in claim 49, where the location and number of stuff bits assigned depends on the phases of said continuous digital signals.
51. A method as claimed in claim 50, wherein said step of mapping comprises assigning a definite number of locations as fixed stuff bits within each frame of each container signal, and an adjustable number of locations as said locations to include adaptive stuff bits within said frame.
52. A method as claimed in claim 51, wherein said step of adding comprises:
partitioning said frame into a number of equally sized data blocks of said definite number of locations;
for each data block, determining a control function .beta. indicative of said adjustable number;
and mapping data bits and said adaptive stuff bits within the block based on said control function.
53. A method as claimed in claim 52, where said step of mapping comprises:
providing a counter C for identifying a location in said block;
defining the binary bit reversal a of said control function b;
calculating the bitwise transition delta of said counter C; and determining if a location identified by said counter C is an invalid location, whenever a function Valid (C,b) is false; and providing an adaptive stuff bit into said invalid location.
54. A method as claimed in claim 51, further comprising recovering said continuous signals from said containers at a receive site, by extracting the data bits of said continuous signal from said frame.
55. A method as claimed in claim 52, wherein said phase is communicated to a far end receiver and wherein said far end receiver uses said phase to recover said continuous signal from said synchronous signal by extracting the data bits of said continuous signals from said frames.
56. A method as claimed in claim 49, wherein said continuous signal is a SONET/SDH signal, said container signal is a SONET/SDH signal, and said network is a SONET/SDH network.
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US09/349,087 | 1999-07-08 | ||
| US09/349,087 US7002986B1 (en) | 1999-07-08 | 1999-07-08 | Mapping arbitrary signals into SONET |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CA2308968A1 CA2308968A1 (en) | 2001-01-08 |
| CA2308968C true CA2308968C (en) | 2010-01-26 |
Family
ID=23370856
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA2308968A Expired - Lifetime CA2308968C (en) | 1999-07-08 | 2000-05-18 | Mapping arbitrary signals into sonet |
Country Status (5)
| Country | Link |
|---|---|
| US (3) | US7002986B1 (en) |
| EP (1) | EP1067722B1 (en) |
| JP (1) | JP4530385B2 (en) |
| CA (1) | CA2308968C (en) |
| DE (1) | DE60035926T2 (en) |
Families Citing this family (56)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6522671B1 (en) * | 1999-05-10 | 2003-02-18 | Nortel Networks Limited | Protocol independent sub-rate device |
| US7002986B1 (en) * | 1999-07-08 | 2006-02-21 | Nortel Networks Limited | Mapping arbitrary signals into SONET |
| US7173930B2 (en) * | 1999-10-26 | 2007-02-06 | Ciena Corporation | Transparent flexible concatenation |
| US6937614B1 (en) * | 1999-11-12 | 2005-08-30 | Nortel Networks Limited | Transparent port for high rate networking |
| US6711558B1 (en) | 2000-04-07 | 2004-03-23 | Washington University | Associative database scanning and information retrieval |
| US7139743B2 (en) | 2000-04-07 | 2006-11-21 | Washington University | Associative database scanning and information retrieval using FPGA devices |
| US6870860B1 (en) * | 2000-04-19 | 2005-03-22 | Ciena Corporation | Semi-transparent time division multiplexer/demultiplexer |
| KR100358382B1 (en) * | 2000-08-28 | 2002-10-25 | 엘지전자 주식회사 | Apparatus for parallel mapping of serial input data in SDH system |
| US20020110157A1 (en) * | 2001-02-14 | 2002-08-15 | Kestrel Solutions | Method and apparatus for providing a gigabit ethernet circuit pack |
| US6816509B2 (en) * | 2001-03-02 | 2004-11-09 | Ciena Corporation | Data mapper and method for flexible mapping of control and data information within a SONET payload |
| JP3570507B2 (en) * | 2001-03-28 | 2004-09-29 | 日本電気株式会社 | STM mapping circuit and method |
| ITMI20010726A1 (en) * | 2001-04-05 | 2002-10-05 | Cit Alcatel | METHOD AND APPARATUS TO MAP FAST ETHERNET DATA INTERFACES IN A SINGLE VC-4 VIRTUAL CONTAINER OF A STM-1 / OC-3 PAYLOAD TRANSMITTED IN U |
| AU2002310974A1 (en) * | 2001-04-26 | 2002-11-11 | International Business Machines Corporation | Multiple low-speed into single high-speed sdh/sonet channel mapper / framer device and method |
| EP1267507B1 (en) | 2001-06-15 | 2005-02-02 | Lucent Technologies Inc. | A method and apparatus for transmitting and receiving multiplex tributary signals |
| US20030048813A1 (en) * | 2001-09-05 | 2003-03-13 | Optix Networks Inc. | Method for mapping and multiplexing constant bit rate signals into an optical transport network frame |
| US7023942B1 (en) * | 2001-10-09 | 2006-04-04 | Nortel Networks Limited | Method and apparatus for digital data synchronization |
| US7716330B2 (en) * | 2001-10-19 | 2010-05-11 | Global Velocity, Inc. | System and method for controlling transmission of data packets over an information network |
| JP3892441B2 (en) * | 2001-11-13 | 2007-03-14 | 富士通株式会社 | Virtual concatenation transmission method and apparatus |
| US7227876B1 (en) * | 2002-01-28 | 2007-06-05 | Pmc-Sierra, Inc. | FIFO buffer depth estimation for asynchronous gapped payloads |
| US20030185248A1 (en) * | 2002-03-27 | 2003-10-02 | Adc Telecommunications Israel Ltd. | Simplified bandwidth handling for SDH/SONET access rings |
| US20030225802A1 (en) * | 2002-06-02 | 2003-12-04 | Eci Telecom Ltd. | Enable generator EG, and method of mapping data using the EG |
| IL150011A (en) * | 2002-06-04 | 2007-12-03 | Eci Telecom Ltd | Mapping data in a communication network |
| US7711844B2 (en) | 2002-08-15 | 2010-05-04 | Washington University Of St. Louis | TCP-splitter: reliable packet monitoring methods and apparatus for high speed networks |
| US7324548B2 (en) * | 2002-11-01 | 2008-01-29 | Broadcom Corporation | Transceiver system and method supporting variable rates and multiple protocols |
| EP1416656B1 (en) * | 2002-11-01 | 2014-01-08 | Broadcom Corporation | Transceiver system and method supporting variable rates and multiple protocols |
| JP3886891B2 (en) | 2002-12-10 | 2007-02-28 | 富士通株式会社 | COMMUNICATION SYSTEM, COMMUNICATION DEVICE AND NETWORK MANAGEMENT DEVICE USED IN THE COMMUNICATION SYSTEM |
| US20040114636A1 (en) * | 2002-12-13 | 2004-06-17 | General Instrument Corporation | Asynchronous data multiplexer |
| US7590154B2 (en) * | 2006-09-22 | 2009-09-15 | Applied Micro Circuits Corporation | Sampled accumulation system and method for jitter attenuation |
| JP3875251B2 (en) * | 2003-03-31 | 2007-01-31 | 富士通株式会社 | Transparent multiplexing method and apparatus |
| CN2671239Y (en) * | 2003-12-05 | 2005-01-12 | 华为技术有限公司 | Synchronous digital transmitting system branch unit for supporting multiple service treatment |
| EP2511787B1 (en) | 2003-05-23 | 2017-09-20 | IP Reservoir, LLC | Data decompression and search using FPGA devices |
| US10572824B2 (en) | 2003-05-23 | 2020-02-25 | Ip Reservoir, Llc | System and method for low latency multi-functional pipeline with correlation logic and selectively activated/deactivated pipelined data processing engines |
| US6956847B2 (en) * | 2003-06-19 | 2005-10-18 | Cisco Technology, Inc. | Multi-rate, multi-protocol, multi-port line interface for a multiservice switching platform |
| KR100566240B1 (en) * | 2004-03-16 | 2006-03-29 | 삼성전자주식회사 | Optical Network Unit in PON by using IEEE1394 |
| JP4230968B2 (en) * | 2004-07-20 | 2009-02-25 | 株式会社日立ハイテクノロジーズ | Charged particle beam equipment |
| JP4417807B2 (en) * | 2004-08-25 | 2010-02-17 | 株式会社東芝 | Elastic buffer |
| EP1859378A2 (en) | 2005-03-03 | 2007-11-28 | Washington University | Method and apparatus for performing biosequence similarity searching |
| US7702629B2 (en) * | 2005-12-02 | 2010-04-20 | Exegy Incorporated | Method and device for high performance regular expression pattern matching |
| US7954114B2 (en) | 2006-01-26 | 2011-05-31 | Exegy Incorporated | Firmware socket module for FPGA-based pipeline processing |
| US8059642B2 (en) * | 2006-02-09 | 2011-11-15 | Flextronics International Usa, Inc. | Single stage pointer and overhead processing |
| US7746903B2 (en) * | 2006-03-07 | 2010-06-29 | Harris Corporation | SONET management and control channel improvement |
| US7840482B2 (en) | 2006-06-19 | 2010-11-23 | Exegy Incorporated | Method and system for high speed options pricing |
| US7826490B2 (en) * | 2006-06-29 | 2010-11-02 | Applied Micro Circuits Corporation | System and method for synchronous payload envelope mapping without pointer adjustments |
| US7809022B2 (en) * | 2006-10-23 | 2010-10-05 | Harris Corporation | Mapping six (6) eight (8) mbit/s signals to a SONET frame |
| US8326819B2 (en) | 2006-11-13 | 2012-12-04 | Exegy Incorporated | Method and system for high performance data metatagging and data indexing using coprocessors |
| US7660793B2 (en) | 2006-11-13 | 2010-02-09 | Exegy Incorporated | Method and system for high performance integration, processing and searching of structured and unstructured data using coprocessors |
| US7725469B2 (en) * | 2007-08-23 | 2010-05-25 | International Business Machines Corporation | System and program products for pruning objects in a service registry and repository |
| JP5835059B2 (en) * | 2012-03-29 | 2015-12-24 | 富士通株式会社 | Data transmission apparatus and data transmission method |
| US9088380B2 (en) | 2012-05-31 | 2015-07-21 | Ciena Corporation | Optical transport network generic non-client specific protection systems and methods |
| EP2876828B1 (en) | 2012-07-20 | 2018-08-01 | Fujitsu Limited | Transmission device |
| JP6402562B2 (en) * | 2014-09-30 | 2018-10-10 | 富士通株式会社 | Optical transmission apparatus and transmission frame generation method |
| JP6467923B2 (en) * | 2015-01-06 | 2019-02-13 | 日本電気株式会社 | TS data reading device and TS data reading method |
| JP6290852B2 (en) * | 2015-12-24 | 2018-03-07 | 日本電気株式会社 | Signal configuration apparatus, signal configuration system, signal configuration method, and signal configuration program |
| WO2018119035A1 (en) | 2016-12-22 | 2018-06-28 | Ip Reservoir, Llc | Pipelines for hardware-accelerated machine learning |
| US10985837B2 (en) | 2019-06-17 | 2021-04-20 | Ciena Corporation | Generic non-client specific protection via TCM status and enhanced OTN network propagation of client faults |
| US11309984B2 (en) | 2020-03-04 | 2022-04-19 | Ciena Corporation | TCM control for physical layer on OTU ports |
Family Cites Families (32)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3872257A (en) * | 1974-03-11 | 1975-03-18 | Bell Telephone Labor Inc | Multiplex and demultiplex apparatus for digital-type signals |
| JPH0414681Y2 (en) * | 1986-04-11 | 1992-04-02 | ||
| CA1262173A (en) | 1986-05-29 | 1989-10-03 | James Angus Mceachern | Synchronization of asynchronous data signals |
| US4791652A (en) | 1987-06-04 | 1988-12-13 | Northern Telecom Limited | Synchronization of asynchronous data signals |
| US4967405A (en) * | 1988-12-09 | 1990-10-30 | Transwitch Corporation | System for cross-connecting high speed digital SONET signals |
| US4998242A (en) * | 1988-12-09 | 1991-03-05 | Transwitch Corp. | Virtual tributary cross connect switch and switch network utilizing the same |
| JPH0654901B2 (en) * | 1989-02-08 | 1994-07-20 | 富士通株式会社 | Format conversion control method |
| CA2031512C (en) * | 1989-04-28 | 1994-06-14 | Fujio Sugata | Signal generating and receiving apparatuses based on synchronous transfer mode |
| US4928275A (en) | 1989-05-26 | 1990-05-22 | Northern Telecom Limited | Synchronization of asynchronous data signals |
| CA1326719C (en) * | 1989-05-30 | 1994-02-01 | Thomas E. Moore | Ds3 to 28 vt1.5 sonet interface circuit |
| US5131013A (en) * | 1990-05-30 | 1992-07-14 | At&T Bell Laboratories | Asynchronous-synchronous digital transmission signal conversion |
| DE4027967A1 (en) * | 1990-09-04 | 1992-03-05 | Philips Patentverwaltung | PLUG DECISION CIRCUIT FOR A BITRATE ADJUSTMENT ARRANGEMENT |
| JPH05292055A (en) * | 1992-04-13 | 1993-11-05 | Matsushita Electric Ind Co Ltd | Staff synchronizing device |
| JP3150412B2 (en) * | 1992-05-06 | 2001-03-26 | 富士通株式会社 | SDH accommodating method of asynchronous 32Mb / s signal |
| JPH06261055A (en) * | 1993-03-03 | 1994-09-16 | Mitsubishi Electric Corp | Repeater |
| US5428641A (en) | 1993-07-23 | 1995-06-27 | Motorola, Inc. | Device and method for utilizing zero-padding constellation switching with frame mapping |
| JPH07264152A (en) * | 1994-03-18 | 1995-10-13 | Fujitsu Ltd | Frame mapping/de-mapping system |
| US5453780A (en) * | 1994-04-28 | 1995-09-26 | Bell Communications Research, Inc. | Continous presence video signal combiner |
| JP3376144B2 (en) * | 1994-12-28 | 2003-02-10 | 日本電気株式会社 | Optical network device and optical transmission system |
| US5889781A (en) | 1996-06-11 | 1999-03-30 | Vlsi Technology | Asynchronous timing generator |
| US5784594A (en) | 1996-06-12 | 1998-07-21 | Lucent Technologies Inc. | Generic interactive device model wrapper |
| JP3031251B2 (en) * | 1996-07-08 | 2000-04-10 | 日本電気株式会社 | Low-speed transmission signal interface unit with internal monitoring function and its internal fault monitoring method |
| JPH10145321A (en) * | 1996-11-05 | 1998-05-29 | Fujitsu Ltd | Sdh transmission system and alarm transmission control method |
| US6047005A (en) * | 1998-01-07 | 2000-04-04 | Mci Communications Corporation | Virtual bearer channel platform for processing service requests received in the form of channel data |
| US6240087B1 (en) * | 1998-03-31 | 2001-05-29 | Alcatel Usa Sourcing, L.P. | OC3 delivery unit; common controller for application modules |
| US7002986B1 (en) * | 1999-07-08 | 2006-02-21 | Nortel Networks Limited | Mapping arbitrary signals into SONET |
| US6829247B1 (en) * | 1999-12-23 | 2004-12-07 | Nortel Networks Limited | Method and apparatus for establishing dedicated local area network N) connections in an optical transmission network |
| US6870860B1 (en) * | 2000-04-19 | 2005-03-22 | Ciena Corporation | Semi-transparent time division multiplexer/demultiplexer |
| EP1246383A1 (en) * | 2001-03-28 | 2002-10-02 | Lucent Technologies Inc. | Data transmission system |
| US7277447B2 (en) * | 2001-03-30 | 2007-10-02 | Redback Networks Inc. | Onboard RAM based FIFO with pointers to buffer overhead bytes of synchronous payload envelopes in synchronous optical networks |
| US7362759B2 (en) * | 2001-05-21 | 2008-04-22 | Intel Corporation | Method and apparatus for encoding information |
| US7158517B2 (en) * | 2001-05-21 | 2007-01-02 | Intel Corporation | Method and apparatus for frame-based protocol processing |
-
1999
- 1999-07-08 US US09/349,087 patent/US7002986B1/en not_active Expired - Lifetime
-
2000
- 2000-05-18 CA CA2308968A patent/CA2308968C/en not_active Expired - Lifetime
- 2000-07-06 JP JP2000204447A patent/JP4530385B2/en not_active Expired - Fee Related
- 2000-07-07 EP EP00305782A patent/EP1067722B1/en not_active Expired - Lifetime
- 2000-07-07 DE DE60035926T patent/DE60035926T2/en not_active Expired - Lifetime
-
2002
- 2002-04-18 US US10/124,235 patent/US7257117B2/en not_active Expired - Lifetime
-
2005
- 2005-11-30 US US11/289,351 patent/US7286564B2/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| EP1067722A2 (en) | 2001-01-10 |
| EP1067722A3 (en) | 2002-10-02 |
| US20060088061A1 (en) | 2006-04-27 |
| JP4530385B2 (en) | 2010-08-25 |
| CA2308968A1 (en) | 2001-01-08 |
| US7286564B2 (en) | 2007-10-23 |
| DE60035926T2 (en) | 2007-12-06 |
| US7002986B1 (en) | 2006-02-21 |
| DE60035926D1 (en) | 2007-09-27 |
| US7257117B2 (en) | 2007-08-14 |
| US20020159473A1 (en) | 2002-10-31 |
| EP1067722B1 (en) | 2007-08-15 |
| JP2001069104A (en) | 2001-03-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CA2308968C (en) | Mapping arbitrary signals into sonet | |
| CA2322908C (en) | Semi transparent tributary for synchronous transmission | |
| EP1052794B1 (en) | Protocol independent sub-rate device | |
| US8964782B2 (en) | Multi-rate transparent MUX for optical communications networks | |
| EP1965528A1 (en) | Optical transmission system and method | |
| US6882662B2 (en) | Pointer adjustment wander and jitter reduction apparatus for a desynchronizer | |
| US7002968B1 (en) | Transport system and transport method | |
| CA2273522C (en) | High speed ethernet based on sonet technology | |
| EP1436923B1 (en) | Method and apparatus for digital data synchronization | |
| US20070019772A1 (en) | Timeshared jitter attenuator in multi-channel mapping applications | |
| EP1143650B1 (en) | Transmission system | |
| US7630397B2 (en) | Efficient scalable implementation of VCAT/LCAS for SDH and PDH signals | |
| US7715443B1 (en) | Boundary processing between a synchronous network and a plesiochronous network | |
| Dutta et al. | Grooming mechanisms in SONET/SDH and next-generation SONET/SDH | |
| CA2289897A1 (en) | Multiplex hierarchy for high capacity transport systems | |
| GAUTAM | DESIGN AND IMPLEMENTATION OF TIME SLICED/SHARED SDH TRIBUTARY POINTER PROCESSING AND ALIGNMENT, USING VHDL |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EEER | Examination request | ||
| MKEX | Expiry |
Effective date: 20200518 |