CA2310183C - Apparatus for demodulating and decoding satellite, terrestrial, and cable transmitted digital television data - Google Patents
Apparatus for demodulating and decoding satellite, terrestrial, and cable transmitted digital television data Download PDFInfo
- Publication number
- CA2310183C CA2310183C CA002310183A CA2310183A CA2310183C CA 2310183 C CA2310183 C CA 2310183C CA 002310183 A CA002310183 A CA 002310183A CA 2310183 A CA2310183 A CA 2310183A CA 2310183 C CA2310183 C CA 2310183C
- Authority
- CA
- Canada
- Prior art keywords
- signal
- formats
- modulation
- data
- decoder
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/23—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using convolutional codes, e.g. unit memory codes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/44—Receiver circuitry for the reception of television signals according to analogue transmission standards
- H04N5/46—Receiver circuitry for the reception of television signals according to analogue transmission standards for receiving on more than one standard at will
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
- H03M13/39—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes
- H03M13/3961—Arrangements of methods for branch or transition metric calculation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
- H03M13/39—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes
- H03M13/41—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using the Viterbi algorithm or Viterbi processors
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/63—Joint error correction and other techniques
- H03M13/635—Error control coding in combination with rate matching
- H03M13/6362—Error control coding in combination with rate matching by puncturing
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/65—Purpose and implementation aspects
- H03M13/6502—Reduction of hardware complexity or efficient processing
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/65—Purpose and implementation aspects
- H03M13/6502—Reduction of hardware complexity or efficient processing
- H03M13/6505—Memory efficient implementations
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/0008—Modulated-carrier systems arrangements for allowing a transmitter or receiver to use more than one type of modulation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
- H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
- H04N21/41—Structure of client; Structure of client peripherals
- H04N21/426—Internal components of the client ; Characteristics thereof
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
- H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
- H04N21/43—Processing of content or additional data, e.g. demultiplexing additional data from a digital video stream; Elementary client operations, e.g. monitoring of home network or synchronising decoder's clock; Client middleware
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/44—Receiver circuitry for the reception of television signals according to analogue transmission standards
- H04N5/455—Demodulation-circuits
Abstract
A Digital signal processor selectively demodulates and decodes signals received from multiple types of transmission channels such as satellite, terrestrial and cable transmission channels. A received signal is representative of compressed digital video information such as television picture information, and is encoded in one of a plurality of coding formats (e.g., trellis or punctured codes of selectable code rate). The received signal is also modulated in one of a plurality of modulation formats (e.g., PAM, QAM or PSK). A demodulator selectively demodulates the signal modulated in one of the plurality of modulation formats, and a decoder selectively decodes the demodulated signal coded in one of the plurality of coding formats.
Description
RCA 87,527/87527A
APPARATUS FOR DEMODULATING AND DECODING SATELLITE, TERRESTRIAL AND CABLE TRANSMITTED DIGITAL TELEVISION
DATA
This application is a division of Canadian Serial No. 2,161,467 filed October 26, 1995.
The invention is related to the field of digital signal processing apparatus suitable for use in a multi-channel receiver of satellite, terrestrial and cable transmitted digital television data.
BACKGROUND OF THE INVENTION
Known in the art is the use of forward-error-correction that includes convolutional encoding in the transmission of encoded digital data over a noisy channel from a transmitter to a receiver that includes a branch metric io computer for a Viterbi-algorithm based convolutional decoder. The Viterbi Algorithm is used very commonly to decode a convolutionally encoded sequence of bits transmitted over a noisy channel. In the heart of the Viterbi algorithm is a series of repetitive add-compare-select operations which accept as input certain metrics (termed branch metrics) computed on each received 15 symbol from the demodulator. For satellite, cable and terrestrial transmission of high data rate signals, such computations need to performed at very high rates. Furthermore, in a modem/decoder operating over different channels with different (but related) coding schemes, the cost of computing the branch metrics becomes excessive in terms of lookup table memory or actual z o hardware to perform these computations.
In the case of a satellite transmission channel, it is customary to transmit some particular punctured quaternary phase shift keyed (QPSK) code known to the receiver's convolutional decoder. In the case of a terrestrial or cable transmission channel, some particular pragmatic trellis code (such as 2 5 quadrature amplitude modulation (QAM), phase amplitude modulation (PAM) RCA 87,527/87527A
- la -or phase shift keyed (PSK) code) known to the receiver's convolutional decoder. For instance, the prior art discloses the use of a pragmatic trellis code as a practical code for QAM transmission of high definition television (HDTV).
In the past, the receiver including a branch metric computer for a Viterbi-algorithm based convolutional decoder was typically designed to operate with only a single predetermined type of convolutional code. However, it is likely that mufti-channel digital television receivers will enter the mass-produced market in the near future and, over time, replace currently-used analog television receivers. Direct broadcast satellite transmission to television receivers is already available in addition to terrestrial and cable transmission thereto. Therefore, it is desirable that the convolutional decoders of such mufti-channel digital television receivers be selectively responsive to the type of code (either punctured or pragmatic trellis, as the case may be) and the type 1 0 of modulation (PSK including both QPSK and 8-PSK, PAM or QAM, as the case may be) of the channel then being received by the mufti-channel digital television receiver. Further, mass-produced television receivers should be designed with reduction in cost and complexity in mind.
The inventor has recognized that a single signal processing device can advantageously accommodate multiple demodulation and decoding functions within the context of a digital television signal processing system, for example. In accordance with the principles of the invention, disclosed digital 2 0 signal processing apparatus provides selective demodulation and decoding elements incorporating different types of demodulation and decoding functions. As a result, a single signal processing network may demodulate and decode signals of different signal format such as satellite, terrestrial and cable television signals, for 2 5 example.
In a system for receiving a modulated video signal, from multiple types of transmission channels, apparatus in accordance with the principles of the present invention provides a demodulated and decoded output signal. The received video signal 3 0 is representative of compressed digital video information such as television picture information, and is encoded in one of a plurality of coding formats. The received video signal is also modulated in one of a plurality of modulation formats.
The apparatus includes a demodulator for selectively 3 5 demodulating the received video signal modulated in one of the plurality of modulation formats to provide a demodulated signal.
The apparatus also includes a decoder for selectively decoding the demodulated signal coded in one of the plurality of coding formats.
In accordance with a feature of the invention, the demodulator selectively demodulates the video signal modulated by Pulse Amplitude Modulation (PAM), Quadrature Amplitude Modulation (QAM) or Phase Shift Keying (PSK).
In accordance with another feature of the invention the selective decoder decodes the demodulated signal coded in trellis or punctured code format.
In a further feature of the invention, the selective decoder decodes the demodulated signal with a code rate selected from a plurality of code rates.
Illustratively, the decoder of the present invention is a convolutional decoder inclusive of a branch metric computer and a Viterbi decoder. In a first embodiment, this branch metric computer may be selectively programmed to operate with any of QPSK punctured-coded and a plurality of PAM or QAM higher alphabet pragmatic trellis-coded I and Q signal inputs thereto. In 2 0 a second embodiment, this branch metric computer may be additionally selectively programmed to also operate with 8-PSK
trellis-coded I and Q signal inputs thereto.
Illustratively, the branch metric computer has 2X-bit I and 2X-bit Q signal inputs, and comprises (1) a RAM having an 2 5 effective depth of 2X storage locations and a width sufficient to store 4-m bit wide entries of at least one preloaded I-defining and one Q-defining lookup tables at each storage location, (2) a group of at least four summers, and (3) means for forwarding the respective sum outputs from four summers of the group to the 3 0 Viterbi decoder of the convolutional decoder.
In the second embodiment, the width of the RAM is sufficient to store 4-m bit wide entries of two preloaded I-defining and two Q-defining lookup tables at each storage location; the group of at least four summers comprises eight 3 5 summers organized into first and second sets of four summers;
and the means for forwarding the respective sum outputs from four summers of the group to the Viterbi decoder of the convolutional decoder includes four comparators with each of them forwarding to the Viterbi decoder the lesser sum output from corresponding ones of the summers of the first and second sets.
FIGURE 1 illustrates the different types of transmission channels which may be received by a multi-channel compressed-digital television receiver transmitted from a forward-error-corrected compressed-digital television transmitter;
1 0 FIGURE 2 is a block diagram showing the relationship among the convolutional decoder, the demodulator applying an input to the decoder, and a microcontroller interface to the decoder of the multi-channel compressed-digital television receiver of FIGURE 1;
FIGURE 3 is a block diagram of the structural elements of 1 5 the convolutional decoder shown in FIGURE 2 which shows the coupling of the microcontroller interface of FIGURE 2 to the structural elements of the convolutional decoder;
FIGURE 3a is a functional diagram of the operative elements of the convolutional decoder shown in FIGURE 3 when 2 0 programmed by the microcontroller interface of FIGURE 3 to operate in a punctured code decoding mode;
FIGURE 3b is a functional diagram of the operative elements of the convolutional decoder shown in FIGURE 3 when programmed by the microcontroller ~ interface of FIGURE 3 to 2 5 operate in a pragmatic trellis code decoding mode;
FIGURE 4 is a block diagram of the structural elements of the branch metric computer shown in FIGURE 3; and FIGURE 4a illustrates the functional organization of the branch metric computer's structural elements shown in FIGURE 4.
3 0 As shown in FIGURE 1, mufti-channel compressed-digital television receiver 100 is capable of selectively receiving digitally-encoded television data transmitted over each of a plurality of different channels. These plurality of channels include satellite transmission channel 102, which transmits digitally-3 5 encoded television data from forward-error-corrected television , transmitter 104; terrestrial transmission channel 106, which transmits digitally-encoded television data from forward-error-corrected television transmitter 108; and cable transmission channel 110, which transmits digitally-encoded television data from forward-error-corrected television transmitter 112. As 5 known in the art, forward-error-correction at the transmitter typically comprises convolutional encoding of successively-transmitted symbol packets of already encoded compressed-digital television data.
As further known in the art, while QSPK-based punctured codes are typically employed for transmission of convolutional . encoded data over a satellite channel, higher alphabet (i.e., 8, 16, 32, 64, 128 and 256) nln+1 pragmatic trellis codes are typically employed for PAM, PSK or QAM based transmission of convolutional encoded data over terrestrial or cable channels.
Therefore, it is required that mufti-channel receiver 100 incorporates a convolutional decoder that is capable of decoding any particular one of QSPK-based punctured or PAM, PSK or QAM
based higher alphabet n/n+1 pragmatic trellis codes, depending on the selected one of the mufti-channels then being received.
2 0 More specifically, mufti-channel receiver 100 comprises digital processing apparatus which, as shown in FIGURE 2, includes receiver convolutional decoder 200 and receiver demodulator 202 which, as known in the art, applies each of a series of successively-received corivolutionally-encoded symbol packets as 2 5 the signal input data to receiver convolutional decoder 200. Each successively-received symbol packet of this data defines a point .
in the in-phase (I), quadrature-phase (Q) plane The digital processing apparatus of mufti-channel receiver 100 further comprises a microcontroller which includes microcontroller 3 0 interface 204 for applying a control input to receiver convolutional decoder 200.
The relationship among the structural elements of receiver convolutional decoder 200 employed by the present invention, and the control of these elements by external microcontroller 3 5 interface 204, is shown in FIGURE 3. As shown in FIGURE 3, the structural elements of receiver convolutional decoder 200 include synchronization circuitry 300, dummy data insertor 302, branch metric computer 304, Viterbi decoder 306, convolutional encoder 308, trellis demapper 310, delay logic 312, synchronization monitor 314 and select means 316. Microcontroller interface 204 provides a list of specifications to the aforesaid structural elements which configures the operation of the convolutional encoder as either a decoder for punctured codes or, alternatively, as a decoder for trellis codes. FIGURES 3a and 3b, respectively, show the manner in which the elements of the convolutional encoder shown in FIGURE 3 are ( 1 ) configured for operation as a decoder for punctured codes or (2) configured for operation as a decoder for trellis codes.
The output data from demodulator 202 is applied as I,Q
input data to synchronization circuitry 300. For illustrative 1 S purposes, it is assumed that each of the I and Q data is defined by 6 bits (i.e., the input data is applied over a total of 12 parallel input conductors). This permits each of 64x64=4096 distinct points in the I,Q plane to be defined by the 6-bit I and 6-bit Q
components of the 12-bit input data. Synchronization circuitry 2 0 300 also receives clock and clock-enable (Clk Enb) inputs thereto.
In addition, synchronization circuitry 300 both receives control data from microcontroller interface 204 and supplies data thereto, and is directly coupled to synchronization monitor 314.
Each of elements 302, 304, 306, 308 and 310 has control 2 5 data applied thereto from rnicrocontroller interface 204. Further, although not shown in FIGURE 3, the clock is applied to these elements. Properly synchronized I and Q data is forwarded from synchronization circuitry 300 through dummy data insertor 302 to branch metric computer 304 in response to data input clock 3 0 enable (DICE) and data output clock enable (DOCE). Further, the properly synchronized I and Q data is forwarded through delay logic 312 to trellis demapper 310 and synchronization monitor 314.
Dummy data insertor 302 is primarily used for punctured 3 5 codes and is responsible for the insertion of the dummy data corresponding to a specified deletion map for such punctured codes. For trellis codes, dummy data insertor 302 merely passes through its input data to its output. The choice of code and the corresponding deletion map are conveyed to dummy data insertor 302 via microcontroller interface 204. Dummy data insertor 302 clocks data out with an internal clock at a rate which depends on the coding scheme employed. Since the input and output data rates are different (for punctured codes), the data input clock enable (DICE) and the data output clock enable (DOCE) signals are unique. The DICE signal is the clock enable from receiver demodulator 202, while the DOCE signal is generated internally in dummy data insertor 302 (and is derived from the clock signal).
Specifically, dummy data insertor 302 consists of a FIFO storage mechanism, a write clock to write in the soft decision samples in appropriate locations, and a read clock (which operates at a rate higher than the write clock and depends on the punctured coding used for its clocking rate) to read out the data for branch metric computations. The dummy samples are also inserted in appropriate locations before being read out.
Branch metric computer 306 (the details of which are 2 0 discussed below in FIGURES 4 and 4a) derives 4 separate 5-bit outputs in response to each of successively-received symbol packets. These 4 separate 5-bit outputs and the DOCE signal from branch metric computer 306 are applied as inputs to Viterbi decoder 306. Viterbi decoder 306, which is a Rate R=112, 2 5 constraint length k=7 decoder, performs the Viterbi algorithm for punctured and trellis codes, wherein the 5-bit metric inputs from branch metric computer 306 are used to update the states and to make bit decisions. Viterbi decoder 306 employs add-compare-select (ACS) means, path metric storage means, and the memory 3 0 for the survivor paths at each level in the trellis. In addition, Viterbi decoder 306 also takes care of metric renormalizations to avoid a buildup and overflow of the accumulated metrics.
A 1-bit output from Viterbi decoder 306 is applied as an input to convolutional encoder 308. For trellis and punctured 3 S codes, convolutional encoder 308 serves to regenerate the best estimates of the two transmitted of the rate 1/2 embedded code.
APPARATUS FOR DEMODULATING AND DECODING SATELLITE, TERRESTRIAL AND CABLE TRANSMITTED DIGITAL TELEVISION
DATA
This application is a division of Canadian Serial No. 2,161,467 filed October 26, 1995.
The invention is related to the field of digital signal processing apparatus suitable for use in a multi-channel receiver of satellite, terrestrial and cable transmitted digital television data.
BACKGROUND OF THE INVENTION
Known in the art is the use of forward-error-correction that includes convolutional encoding in the transmission of encoded digital data over a noisy channel from a transmitter to a receiver that includes a branch metric io computer for a Viterbi-algorithm based convolutional decoder. The Viterbi Algorithm is used very commonly to decode a convolutionally encoded sequence of bits transmitted over a noisy channel. In the heart of the Viterbi algorithm is a series of repetitive add-compare-select operations which accept as input certain metrics (termed branch metrics) computed on each received 15 symbol from the demodulator. For satellite, cable and terrestrial transmission of high data rate signals, such computations need to performed at very high rates. Furthermore, in a modem/decoder operating over different channels with different (but related) coding schemes, the cost of computing the branch metrics becomes excessive in terms of lookup table memory or actual z o hardware to perform these computations.
In the case of a satellite transmission channel, it is customary to transmit some particular punctured quaternary phase shift keyed (QPSK) code known to the receiver's convolutional decoder. In the case of a terrestrial or cable transmission channel, some particular pragmatic trellis code (such as 2 5 quadrature amplitude modulation (QAM), phase amplitude modulation (PAM) RCA 87,527/87527A
- la -or phase shift keyed (PSK) code) known to the receiver's convolutional decoder. For instance, the prior art discloses the use of a pragmatic trellis code as a practical code for QAM transmission of high definition television (HDTV).
In the past, the receiver including a branch metric computer for a Viterbi-algorithm based convolutional decoder was typically designed to operate with only a single predetermined type of convolutional code. However, it is likely that mufti-channel digital television receivers will enter the mass-produced market in the near future and, over time, replace currently-used analog television receivers. Direct broadcast satellite transmission to television receivers is already available in addition to terrestrial and cable transmission thereto. Therefore, it is desirable that the convolutional decoders of such mufti-channel digital television receivers be selectively responsive to the type of code (either punctured or pragmatic trellis, as the case may be) and the type 1 0 of modulation (PSK including both QPSK and 8-PSK, PAM or QAM, as the case may be) of the channel then being received by the mufti-channel digital television receiver. Further, mass-produced television receivers should be designed with reduction in cost and complexity in mind.
The inventor has recognized that a single signal processing device can advantageously accommodate multiple demodulation and decoding functions within the context of a digital television signal processing system, for example. In accordance with the principles of the invention, disclosed digital 2 0 signal processing apparatus provides selective demodulation and decoding elements incorporating different types of demodulation and decoding functions. As a result, a single signal processing network may demodulate and decode signals of different signal format such as satellite, terrestrial and cable television signals, for 2 5 example.
In a system for receiving a modulated video signal, from multiple types of transmission channels, apparatus in accordance with the principles of the present invention provides a demodulated and decoded output signal. The received video signal 3 0 is representative of compressed digital video information such as television picture information, and is encoded in one of a plurality of coding formats. The received video signal is also modulated in one of a plurality of modulation formats.
The apparatus includes a demodulator for selectively 3 5 demodulating the received video signal modulated in one of the plurality of modulation formats to provide a demodulated signal.
The apparatus also includes a decoder for selectively decoding the demodulated signal coded in one of the plurality of coding formats.
In accordance with a feature of the invention, the demodulator selectively demodulates the video signal modulated by Pulse Amplitude Modulation (PAM), Quadrature Amplitude Modulation (QAM) or Phase Shift Keying (PSK).
In accordance with another feature of the invention the selective decoder decodes the demodulated signal coded in trellis or punctured code format.
In a further feature of the invention, the selective decoder decodes the demodulated signal with a code rate selected from a plurality of code rates.
Illustratively, the decoder of the present invention is a convolutional decoder inclusive of a branch metric computer and a Viterbi decoder. In a first embodiment, this branch metric computer may be selectively programmed to operate with any of QPSK punctured-coded and a plurality of PAM or QAM higher alphabet pragmatic trellis-coded I and Q signal inputs thereto. In 2 0 a second embodiment, this branch metric computer may be additionally selectively programmed to also operate with 8-PSK
trellis-coded I and Q signal inputs thereto.
Illustratively, the branch metric computer has 2X-bit I and 2X-bit Q signal inputs, and comprises (1) a RAM having an 2 5 effective depth of 2X storage locations and a width sufficient to store 4-m bit wide entries of at least one preloaded I-defining and one Q-defining lookup tables at each storage location, (2) a group of at least four summers, and (3) means for forwarding the respective sum outputs from four summers of the group to the 3 0 Viterbi decoder of the convolutional decoder.
In the second embodiment, the width of the RAM is sufficient to store 4-m bit wide entries of two preloaded I-defining and two Q-defining lookup tables at each storage location; the group of at least four summers comprises eight 3 5 summers organized into first and second sets of four summers;
and the means for forwarding the respective sum outputs from four summers of the group to the Viterbi decoder of the convolutional decoder includes four comparators with each of them forwarding to the Viterbi decoder the lesser sum output from corresponding ones of the summers of the first and second sets.
FIGURE 1 illustrates the different types of transmission channels which may be received by a multi-channel compressed-digital television receiver transmitted from a forward-error-corrected compressed-digital television transmitter;
1 0 FIGURE 2 is a block diagram showing the relationship among the convolutional decoder, the demodulator applying an input to the decoder, and a microcontroller interface to the decoder of the multi-channel compressed-digital television receiver of FIGURE 1;
FIGURE 3 is a block diagram of the structural elements of 1 5 the convolutional decoder shown in FIGURE 2 which shows the coupling of the microcontroller interface of FIGURE 2 to the structural elements of the convolutional decoder;
FIGURE 3a is a functional diagram of the operative elements of the convolutional decoder shown in FIGURE 3 when 2 0 programmed by the microcontroller interface of FIGURE 3 to operate in a punctured code decoding mode;
FIGURE 3b is a functional diagram of the operative elements of the convolutional decoder shown in FIGURE 3 when programmed by the microcontroller ~ interface of FIGURE 3 to 2 5 operate in a pragmatic trellis code decoding mode;
FIGURE 4 is a block diagram of the structural elements of the branch metric computer shown in FIGURE 3; and FIGURE 4a illustrates the functional organization of the branch metric computer's structural elements shown in FIGURE 4.
3 0 As shown in FIGURE 1, mufti-channel compressed-digital television receiver 100 is capable of selectively receiving digitally-encoded television data transmitted over each of a plurality of different channels. These plurality of channels include satellite transmission channel 102, which transmits digitally-3 5 encoded television data from forward-error-corrected television , transmitter 104; terrestrial transmission channel 106, which transmits digitally-encoded television data from forward-error-corrected television transmitter 108; and cable transmission channel 110, which transmits digitally-encoded television data from forward-error-corrected television transmitter 112. As 5 known in the art, forward-error-correction at the transmitter typically comprises convolutional encoding of successively-transmitted symbol packets of already encoded compressed-digital television data.
As further known in the art, while QSPK-based punctured codes are typically employed for transmission of convolutional . encoded data over a satellite channel, higher alphabet (i.e., 8, 16, 32, 64, 128 and 256) nln+1 pragmatic trellis codes are typically employed for PAM, PSK or QAM based transmission of convolutional encoded data over terrestrial or cable channels.
Therefore, it is required that mufti-channel receiver 100 incorporates a convolutional decoder that is capable of decoding any particular one of QSPK-based punctured or PAM, PSK or QAM
based higher alphabet n/n+1 pragmatic trellis codes, depending on the selected one of the mufti-channels then being received.
2 0 More specifically, mufti-channel receiver 100 comprises digital processing apparatus which, as shown in FIGURE 2, includes receiver convolutional decoder 200 and receiver demodulator 202 which, as known in the art, applies each of a series of successively-received corivolutionally-encoded symbol packets as 2 5 the signal input data to receiver convolutional decoder 200. Each successively-received symbol packet of this data defines a point .
in the in-phase (I), quadrature-phase (Q) plane The digital processing apparatus of mufti-channel receiver 100 further comprises a microcontroller which includes microcontroller 3 0 interface 204 for applying a control input to receiver convolutional decoder 200.
The relationship among the structural elements of receiver convolutional decoder 200 employed by the present invention, and the control of these elements by external microcontroller 3 5 interface 204, is shown in FIGURE 3. As shown in FIGURE 3, the structural elements of receiver convolutional decoder 200 include synchronization circuitry 300, dummy data insertor 302, branch metric computer 304, Viterbi decoder 306, convolutional encoder 308, trellis demapper 310, delay logic 312, synchronization monitor 314 and select means 316. Microcontroller interface 204 provides a list of specifications to the aforesaid structural elements which configures the operation of the convolutional encoder as either a decoder for punctured codes or, alternatively, as a decoder for trellis codes. FIGURES 3a and 3b, respectively, show the manner in which the elements of the convolutional encoder shown in FIGURE 3 are ( 1 ) configured for operation as a decoder for punctured codes or (2) configured for operation as a decoder for trellis codes.
The output data from demodulator 202 is applied as I,Q
input data to synchronization circuitry 300. For illustrative 1 S purposes, it is assumed that each of the I and Q data is defined by 6 bits (i.e., the input data is applied over a total of 12 parallel input conductors). This permits each of 64x64=4096 distinct points in the I,Q plane to be defined by the 6-bit I and 6-bit Q
components of the 12-bit input data. Synchronization circuitry 2 0 300 also receives clock and clock-enable (Clk Enb) inputs thereto.
In addition, synchronization circuitry 300 both receives control data from microcontroller interface 204 and supplies data thereto, and is directly coupled to synchronization monitor 314.
Each of elements 302, 304, 306, 308 and 310 has control 2 5 data applied thereto from rnicrocontroller interface 204. Further, although not shown in FIGURE 3, the clock is applied to these elements. Properly synchronized I and Q data is forwarded from synchronization circuitry 300 through dummy data insertor 302 to branch metric computer 304 in response to data input clock 3 0 enable (DICE) and data output clock enable (DOCE). Further, the properly synchronized I and Q data is forwarded through delay logic 312 to trellis demapper 310 and synchronization monitor 314.
Dummy data insertor 302 is primarily used for punctured 3 5 codes and is responsible for the insertion of the dummy data corresponding to a specified deletion map for such punctured codes. For trellis codes, dummy data insertor 302 merely passes through its input data to its output. The choice of code and the corresponding deletion map are conveyed to dummy data insertor 302 via microcontroller interface 204. Dummy data insertor 302 clocks data out with an internal clock at a rate which depends on the coding scheme employed. Since the input and output data rates are different (for punctured codes), the data input clock enable (DICE) and the data output clock enable (DOCE) signals are unique. The DICE signal is the clock enable from receiver demodulator 202, while the DOCE signal is generated internally in dummy data insertor 302 (and is derived from the clock signal).
Specifically, dummy data insertor 302 consists of a FIFO storage mechanism, a write clock to write in the soft decision samples in appropriate locations, and a read clock (which operates at a rate higher than the write clock and depends on the punctured coding used for its clocking rate) to read out the data for branch metric computations. The dummy samples are also inserted in appropriate locations before being read out.
Branch metric computer 306 (the details of which are 2 0 discussed below in FIGURES 4 and 4a) derives 4 separate 5-bit outputs in response to each of successively-received symbol packets. These 4 separate 5-bit outputs and the DOCE signal from branch metric computer 306 are applied as inputs to Viterbi decoder 306. Viterbi decoder 306, which is a Rate R=112, 2 5 constraint length k=7 decoder, performs the Viterbi algorithm for punctured and trellis codes, wherein the 5-bit metric inputs from branch metric computer 306 are used to update the states and to make bit decisions. Viterbi decoder 306 employs add-compare-select (ACS) means, path metric storage means, and the memory 3 0 for the survivor paths at each level in the trellis. In addition, Viterbi decoder 306 also takes care of metric renormalizations to avoid a buildup and overflow of the accumulated metrics.
A 1-bit output from Viterbi decoder 306 is applied as an input to convolutional encoder 308. For trellis and punctured 3 S codes, convolutional encoder 308 serves to regenerate the best estimates of the two transmitted of the rate 1/2 embedded code.
The output from encoder 308 is also applied to synchronization monitor 314 for use in checking the synchronization status of punctured codes. In addition, the 1-bit output from Viterbi decoder 306 is applied as an input to select means 316.
The 2-bit output from convolutional encoder 308 is applied to trellis demapper 310, which is responsible for making symbol decisions for the trellis-coded mode of operation shown in FIGURE
3b. In the trellis coded mode of operation, trellis demapper 310 uses the 2-bit output from convolutional encoder 308 for subset selection together with the delayed I and Q received symbol data forwarded thereto through delay logic 312 to make these symbol decisions. A 6-bit output from trellis demapper 310 is applied as an input to both synchronization monitor 314 and select means 316.
Delay logic 312 accounts for the delay introduced by Viterbi decoder 306/encoder 308 and associated circuitry and synchronizes the data stream at the output of the encoder with the received symbol stream. Control input through microcontroller interface 204 selects one of 4 possible path memory lengths of 2 0 Viterbi decoder 306 which is also used to appropriately select the delay time in delay logic 312.
Synchronization monitor 314, which is coupled to synchronization circuitry 300, the output from trellis demapper 310, encoder 308, the output from delay logic 312 and 2 5 microcontroller interface 204, uses the branch metric information in conjunction with an observation interval specification from microcontroller interface 204 to decide the synchronization status.
It also provides information to synchronization circuitry 300 for optional automatic synchronization. In an automatic 3 0 synchronization mode of operation, the internal synchronization circuitry is employed to perform the synchronization function.
Alternatively, the synchronization could be performed from external circuitry. Synchronization monitor 314 is also used to provide a signal to the demodulator for resolving phase 3 5 ambiguities. This signal is used for only the purpose of accounting for phase ambiguities in receiver demodulator 202. Further, synchronization monitor 314 supplies a demodulated synchronization signal for use by downstream components of receiver 100.
Select means 316, which receives the 1-bit output of Viterbi decoder 306 and the 6-bit output of trellis demapper 310 applied as inputs thereto, forwards all of these 7 bits to its output when the convolutional decoder is operating in its trellis-code mode and forwards only the 1 bit from the output of Viterbi decoder 306 to its output when the convolutional decoder is operating in its punctured-code mode. This output data along with a clock and a DOCE signal are supplied from select means 316 for use by downstream components of receiver 100.
The structure of branch metric computer 304 comprises random access memory (RAM) 400, Memory banks 0 & 1 I and Q
summers 402 and memory banks 0 & 1 I and Q comparators 404.
RAM 400 may also be a read-only memory. RAM 400 is preloaded during an initialization phase with programmable, precomputed I and Q lookup tables from microcontroller interface 204 applied as a control input thereto. In response to I and Q
2 0 signals forwarded from dummy data insertor 302 (which depunctures QPSK-based punctured coded symbols) to RAM 400 as signal inputs thereto, selected ones of the I and Q entries of these lookup tables are read out as outputs from RAM 400 and applied as inputs to memory banks 0 & 1 I and Q summers 402.
2 5 The output from memory banks 0 & 1 I and Q summers 402 is applied as an input to memory banks 0 & 1 I and Q comparators 404, and the output from memory banks 0 & 1 I and Q
comparators 404 is forwarded as an input to Viterbi decoder 306.
More specifically, as functionally shown in FIGURE 4a, RAM
3 0 400 is organized into metric memory bank 0 and metric memory bank 1. Memory bank 0 is made up of a first pair of subsets comprising first I subset 00 and first Q subset 00; a second pair of subsets comprising second I subset O1 and second Q subset O1; a third pair of subsets comprising third I subset 11 and third Q
3 5 subset 11; and a fourth pair of subsets comprising fourth I subset 10 and fourth Q subset 10. Memory bank 1 is also made up of 4 similar pairs of I and Q subsets, thereby providing a total of 8 pairs. of I and Q subsets for RAM 400. Each of the 8 I subsets receives the I signal input to RAM 400 and each of the 8 Q subsets receives the Q signal input to RAM 400. In general, each of the I
5 and Q signal inputs is an x-bit signal (specifically assumed in the illustrative FIGURE 3 example to be a 6-bit signal). Each of the 8 I
subsets derives an m-bit signal output (illustratively assumed to be a 4-bit signal output) and each of the 8 Q subsets derives an m-bit signal output.
10 All of the 8 separate I and Q m-bit signal outputs from RAM
400 are forwarded as inputs to the respective summers of memory banks 0 & 1 I and Q summers 402. Specifically, the two outputs from the first pair of subsets of bank 0 are applied as first and second inputs to summer 402-1; the two outputs from the 1 5 second pair of subsets of bank 0 are applied as first and second inputs to summer 402-2; the two outputs from the third pair of subsets of bank 0 are applied as first and second inputs to summer 402-3; the two outputs from the fourth pair of subsets of bank 0 are applied as first and second inputs to summer 402-4;
2 0 the two outputs from the first pair of subsets of bank 1 are applied as first and second inputs to summer 402-5; the two outputs from the second pair of subsets of bank 1 are applied as first and second inputs to summer 402-6; the two outputs from the third pair of subsets of bank 1 are applied as first and second 2 5 inputs to summer 402-7, and the two outputs from the fourth pair of subsets of bank 1 are applied as first and second inputs to summer 402-8. A separate (m+1)-bit output signal (i.e., 5-bit signal in the assumed case) is derived from each of these 8 summers.
3 0 All of the 8 separate (m+1)-bit output signals from the summers are forwarded as inputs to the respective comparators of memory banks 0 & 1 I and Q comparators 404. Specifically, the outputs from summers 402-1 and 402-5 are applied as first and second inputs to comparator 404-1; the outputs from summers 3 5 402-2 and 402-6 are applied as first and second inputs to comparator 404-2; the outputs from summers 402-3 and 402-7 are applied as first and second inputs to comparator 404-3, and the outputs from summers 402-4 and 402-8 are applied as first and second inputs to comparator 404-4. Each of these comparators passes to its output the lower-valued one of its two (m+1)-bit inputs. The respective outputs from the 4 comparators constitute the output from branch metric computer 304 (i.e., four 5-bit outputs in the assumed case) which are applied as inputs to Viterbi decoder 306.
Structurally, RAM 400 is of a fixed bit storage size having an effective depth of 2X storage locations (i.e., corresponding to locations 1 through 64 in the assumed example in which x=6).
Each of the I and Q signal inputs to bank 0 and each of the I and Q
signal inputs to bank 1 of RAM 400 has a separate lookup table associated therewith. The width of RAM 400 is sufficient to store four 4m-bit wide (m=4 in the assumed example) precomputed lookup tables, each of which is made up of 2X entries, that have been supplied thereto over the programmable I and Q lookup table control input. Thus, the bit-storage size of RAM 400 is (2X)(4) (4m) or, in the assumed case, a bit-storage size of 4096 2 0 bits. In the case of implementing a punctured QPSK-based code, a simple technique is to pass the maximum I and Q values and store the punctured metrics in appropriate locations in the lookup tables. This necessitates a possible clipping of the actual I and Q
data, but can be handled in the front end of decoder 200. Further, 2 5 the lookup tables can be programmed to permit a desired maximum branch metric value by disregarding certain lesser significant I and Q input data.
As discussed above, branch metric computer 304 is a component of Viterbi-algorithm based convolutional decoder 200 3 0 which is used to decode QPSK-based punctured codes for satellite modem . operation over a noisy channel and higher alphabet ( 16, 32, 64, 128 and 256 PAM or QAM or 8-PSK) based rate nln+1 pragmatic trellis codes for terrestrial or cable operation over a noisy channel. As known, due to channel noise, the location point 3 5 of a received demodulated symbol in the I,Q plane will be displaced from its transmitted location point in the I,Q plane. The location point of each successively-received demodulated symbols in the I,Q plane is defined with a resolution of 22X (i.e., 64 x 64=4096 in the assumed example) by the I and Q signal inputs to RAM 400. The important fact to note about RAM 400 is that its memory requirement is independent of alphabet size.
The 4 m-bit (4-bit in the assumed case) entries of the respective I and Q lookup tables of the 0 bank corresponding to a currently-received demodulated symbol define the respective I
and Q components of the respective distances in the I, Q plane of the location points of each of 4 specified valid symbol constellation subsets surrounding the location points of the currently-received demodulated symbol from the location point of this currently-received demodulated symbol.
In the QPSK case, (in which each subset location point defines only a single symbol location point) and in the higher alphabet PAM or QAM cases (in which each subset location point corresponds to the locations of a subset of 114 of the symbols in that alphabet needed by Viterbi decoder 206, with trellis demapper 310 choosing the correct point within the subset based 2 0 on delayed, received data applied thereto), a single I component and a single Q component are sufficient to define the four subsets without ambiguity. Therefore, in these cases only bank 0 of RAM
400 is required. However, in the case of 8-PSK, a single I
component and a single Q component used independently 2 5 are insufficient to define four symbol subsets without ambiguity.
Therefore, in the 8-PSK case, bank 0 is used to define O°, 90°, 180°, 270° location points and bank 1 (which operates in a manner similar to that of above-described bank 0) is used to define 45°, 135°, 225°, 315° location points.
Comparators 404-1 to 3 0 404-4, employing data derived from both bank 0 and bank 1 of RAM 400, are used to resolve this ambiguity in a manner described below.
Summers 402-1 to 402-8 employ the I and Q components of distance to valid constellation location points read out of RAM 400 3 5 to compute the so-called Manhattan distance (I + Q) defined by each of the 8 subsets. The Manhattan distance assignment is not the true Euclidean distance (I2 + QZ) 112 but a distance measure that weights closer points in the I,Q plane more heavily than points in the I,Q plane further away from the received symbol location point. The Manhattan distance metric uses the sum of the differences between , the I and Q coordinates of two points in the I, Q two-dimensional space. This distance measure is monotonic with distance, but does weigh points differently depending on their position with respect to the point to which the distance is being computed. However, since the use of the Manhattan distance metric makes the operations on the I and Q coordinates to be decoupled and independent, it drastically reduces the memory requirements of for storing the possible distances from any received location point to a valid constellation location point.
Each of comparators 404-1 to 404-4 is designed to pass the smaller of the two metrics applied from bank 0 and bank 1 as inputs thereto. Thus, in the case of an 8-PSK based code, each of comparators 404-1 to 404-4 will derive as an output either the metric input from bank 0 or from bank 1, depending upon which is smaller. However, in the case of QPSK, PAM or QAM based 2 0 codes, the I and Q lookup tables stored in bank 1 of RAM 400 are programmed to be filled with maximum-valued metrics so that they are effectively inactive and, therefore, each of comparators 404-1 to 404-4 passes the metric chosen out of bank 0 of RAM
400: In a multi-channel receiver not designed to receive an 8-PS~K
2 5 based code, both these comparators and memory bank 1 of RAM
400 may be eliminated (thereby reducing the required memory storage capacity of RAM 400 in half).
Although the convolutional decoder disclosed herein is primarily for use in a mufti-channel television receiver for 3 0 receiving punctured-coded or pragmatic trellis-coded compressed-digital television data, it is not intended that the type of coded data capable of being decoded by the disclosed convolutional decoder be limited to only television data, but may be employed by any other type of coded data capable of being 3 5 decoded by the disclosed convolutional decoder.
The 2-bit output from convolutional encoder 308 is applied to trellis demapper 310, which is responsible for making symbol decisions for the trellis-coded mode of operation shown in FIGURE
3b. In the trellis coded mode of operation, trellis demapper 310 uses the 2-bit output from convolutional encoder 308 for subset selection together with the delayed I and Q received symbol data forwarded thereto through delay logic 312 to make these symbol decisions. A 6-bit output from trellis demapper 310 is applied as an input to both synchronization monitor 314 and select means 316.
Delay logic 312 accounts for the delay introduced by Viterbi decoder 306/encoder 308 and associated circuitry and synchronizes the data stream at the output of the encoder with the received symbol stream. Control input through microcontroller interface 204 selects one of 4 possible path memory lengths of 2 0 Viterbi decoder 306 which is also used to appropriately select the delay time in delay logic 312.
Synchronization monitor 314, which is coupled to synchronization circuitry 300, the output from trellis demapper 310, encoder 308, the output from delay logic 312 and 2 5 microcontroller interface 204, uses the branch metric information in conjunction with an observation interval specification from microcontroller interface 204 to decide the synchronization status.
It also provides information to synchronization circuitry 300 for optional automatic synchronization. In an automatic 3 0 synchronization mode of operation, the internal synchronization circuitry is employed to perform the synchronization function.
Alternatively, the synchronization could be performed from external circuitry. Synchronization monitor 314 is also used to provide a signal to the demodulator for resolving phase 3 5 ambiguities. This signal is used for only the purpose of accounting for phase ambiguities in receiver demodulator 202. Further, synchronization monitor 314 supplies a demodulated synchronization signal for use by downstream components of receiver 100.
Select means 316, which receives the 1-bit output of Viterbi decoder 306 and the 6-bit output of trellis demapper 310 applied as inputs thereto, forwards all of these 7 bits to its output when the convolutional decoder is operating in its trellis-code mode and forwards only the 1 bit from the output of Viterbi decoder 306 to its output when the convolutional decoder is operating in its punctured-code mode. This output data along with a clock and a DOCE signal are supplied from select means 316 for use by downstream components of receiver 100.
The structure of branch metric computer 304 comprises random access memory (RAM) 400, Memory banks 0 & 1 I and Q
summers 402 and memory banks 0 & 1 I and Q comparators 404.
RAM 400 may also be a read-only memory. RAM 400 is preloaded during an initialization phase with programmable, precomputed I and Q lookup tables from microcontroller interface 204 applied as a control input thereto. In response to I and Q
2 0 signals forwarded from dummy data insertor 302 (which depunctures QPSK-based punctured coded symbols) to RAM 400 as signal inputs thereto, selected ones of the I and Q entries of these lookup tables are read out as outputs from RAM 400 and applied as inputs to memory banks 0 & 1 I and Q summers 402.
2 5 The output from memory banks 0 & 1 I and Q summers 402 is applied as an input to memory banks 0 & 1 I and Q comparators 404, and the output from memory banks 0 & 1 I and Q
comparators 404 is forwarded as an input to Viterbi decoder 306.
More specifically, as functionally shown in FIGURE 4a, RAM
3 0 400 is organized into metric memory bank 0 and metric memory bank 1. Memory bank 0 is made up of a first pair of subsets comprising first I subset 00 and first Q subset 00; a second pair of subsets comprising second I subset O1 and second Q subset O1; a third pair of subsets comprising third I subset 11 and third Q
3 5 subset 11; and a fourth pair of subsets comprising fourth I subset 10 and fourth Q subset 10. Memory bank 1 is also made up of 4 similar pairs of I and Q subsets, thereby providing a total of 8 pairs. of I and Q subsets for RAM 400. Each of the 8 I subsets receives the I signal input to RAM 400 and each of the 8 Q subsets receives the Q signal input to RAM 400. In general, each of the I
5 and Q signal inputs is an x-bit signal (specifically assumed in the illustrative FIGURE 3 example to be a 6-bit signal). Each of the 8 I
subsets derives an m-bit signal output (illustratively assumed to be a 4-bit signal output) and each of the 8 Q subsets derives an m-bit signal output.
10 All of the 8 separate I and Q m-bit signal outputs from RAM
400 are forwarded as inputs to the respective summers of memory banks 0 & 1 I and Q summers 402. Specifically, the two outputs from the first pair of subsets of bank 0 are applied as first and second inputs to summer 402-1; the two outputs from the 1 5 second pair of subsets of bank 0 are applied as first and second inputs to summer 402-2; the two outputs from the third pair of subsets of bank 0 are applied as first and second inputs to summer 402-3; the two outputs from the fourth pair of subsets of bank 0 are applied as first and second inputs to summer 402-4;
2 0 the two outputs from the first pair of subsets of bank 1 are applied as first and second inputs to summer 402-5; the two outputs from the second pair of subsets of bank 1 are applied as first and second inputs to summer 402-6; the two outputs from the third pair of subsets of bank 1 are applied as first and second 2 5 inputs to summer 402-7, and the two outputs from the fourth pair of subsets of bank 1 are applied as first and second inputs to summer 402-8. A separate (m+1)-bit output signal (i.e., 5-bit signal in the assumed case) is derived from each of these 8 summers.
3 0 All of the 8 separate (m+1)-bit output signals from the summers are forwarded as inputs to the respective comparators of memory banks 0 & 1 I and Q comparators 404. Specifically, the outputs from summers 402-1 and 402-5 are applied as first and second inputs to comparator 404-1; the outputs from summers 3 5 402-2 and 402-6 are applied as first and second inputs to comparator 404-2; the outputs from summers 402-3 and 402-7 are applied as first and second inputs to comparator 404-3, and the outputs from summers 402-4 and 402-8 are applied as first and second inputs to comparator 404-4. Each of these comparators passes to its output the lower-valued one of its two (m+1)-bit inputs. The respective outputs from the 4 comparators constitute the output from branch metric computer 304 (i.e., four 5-bit outputs in the assumed case) which are applied as inputs to Viterbi decoder 306.
Structurally, RAM 400 is of a fixed bit storage size having an effective depth of 2X storage locations (i.e., corresponding to locations 1 through 64 in the assumed example in which x=6).
Each of the I and Q signal inputs to bank 0 and each of the I and Q
signal inputs to bank 1 of RAM 400 has a separate lookup table associated therewith. The width of RAM 400 is sufficient to store four 4m-bit wide (m=4 in the assumed example) precomputed lookup tables, each of which is made up of 2X entries, that have been supplied thereto over the programmable I and Q lookup table control input. Thus, the bit-storage size of RAM 400 is (2X)(4) (4m) or, in the assumed case, a bit-storage size of 4096 2 0 bits. In the case of implementing a punctured QPSK-based code, a simple technique is to pass the maximum I and Q values and store the punctured metrics in appropriate locations in the lookup tables. This necessitates a possible clipping of the actual I and Q
data, but can be handled in the front end of decoder 200. Further, 2 5 the lookup tables can be programmed to permit a desired maximum branch metric value by disregarding certain lesser significant I and Q input data.
As discussed above, branch metric computer 304 is a component of Viterbi-algorithm based convolutional decoder 200 3 0 which is used to decode QPSK-based punctured codes for satellite modem . operation over a noisy channel and higher alphabet ( 16, 32, 64, 128 and 256 PAM or QAM or 8-PSK) based rate nln+1 pragmatic trellis codes for terrestrial or cable operation over a noisy channel. As known, due to channel noise, the location point 3 5 of a received demodulated symbol in the I,Q plane will be displaced from its transmitted location point in the I,Q plane. The location point of each successively-received demodulated symbols in the I,Q plane is defined with a resolution of 22X (i.e., 64 x 64=4096 in the assumed example) by the I and Q signal inputs to RAM 400. The important fact to note about RAM 400 is that its memory requirement is independent of alphabet size.
The 4 m-bit (4-bit in the assumed case) entries of the respective I and Q lookup tables of the 0 bank corresponding to a currently-received demodulated symbol define the respective I
and Q components of the respective distances in the I, Q plane of the location points of each of 4 specified valid symbol constellation subsets surrounding the location points of the currently-received demodulated symbol from the location point of this currently-received demodulated symbol.
In the QPSK case, (in which each subset location point defines only a single symbol location point) and in the higher alphabet PAM or QAM cases (in which each subset location point corresponds to the locations of a subset of 114 of the symbols in that alphabet needed by Viterbi decoder 206, with trellis demapper 310 choosing the correct point within the subset based 2 0 on delayed, received data applied thereto), a single I component and a single Q component are sufficient to define the four subsets without ambiguity. Therefore, in these cases only bank 0 of RAM
400 is required. However, in the case of 8-PSK, a single I
component and a single Q component used independently 2 5 are insufficient to define four symbol subsets without ambiguity.
Therefore, in the 8-PSK case, bank 0 is used to define O°, 90°, 180°, 270° location points and bank 1 (which operates in a manner similar to that of above-described bank 0) is used to define 45°, 135°, 225°, 315° location points.
Comparators 404-1 to 3 0 404-4, employing data derived from both bank 0 and bank 1 of RAM 400, are used to resolve this ambiguity in a manner described below.
Summers 402-1 to 402-8 employ the I and Q components of distance to valid constellation location points read out of RAM 400 3 5 to compute the so-called Manhattan distance (I + Q) defined by each of the 8 subsets. The Manhattan distance assignment is not the true Euclidean distance (I2 + QZ) 112 but a distance measure that weights closer points in the I,Q plane more heavily than points in the I,Q plane further away from the received symbol location point. The Manhattan distance metric uses the sum of the differences between , the I and Q coordinates of two points in the I, Q two-dimensional space. This distance measure is monotonic with distance, but does weigh points differently depending on their position with respect to the point to which the distance is being computed. However, since the use of the Manhattan distance metric makes the operations on the I and Q coordinates to be decoupled and independent, it drastically reduces the memory requirements of for storing the possible distances from any received location point to a valid constellation location point.
Each of comparators 404-1 to 404-4 is designed to pass the smaller of the two metrics applied from bank 0 and bank 1 as inputs thereto. Thus, in the case of an 8-PSK based code, each of comparators 404-1 to 404-4 will derive as an output either the metric input from bank 0 or from bank 1, depending upon which is smaller. However, in the case of QPSK, PAM or QAM based 2 0 codes, the I and Q lookup tables stored in bank 1 of RAM 400 are programmed to be filled with maximum-valued metrics so that they are effectively inactive and, therefore, each of comparators 404-1 to 404-4 passes the metric chosen out of bank 0 of RAM
400: In a multi-channel receiver not designed to receive an 8-PS~K
2 5 based code, both these comparators and memory bank 1 of RAM
400 may be eliminated (thereby reducing the required memory storage capacity of RAM 400 in half).
Although the convolutional decoder disclosed herein is primarily for use in a mufti-channel television receiver for 3 0 receiving punctured-coded or pragmatic trellis-coded compressed-digital television data, it is not intended that the type of coded data capable of being decoded by the disclosed convolutional decoder be limited to only television data, but may be employed by any other type of coded data capable of being 3 5 decoded by the disclosed convolutional decoder.
14 RCA 8752%187527A
In addition to being suitable for use in a receiver of satellite, terrestrial and cable television data as mentioned previously, the disclosed decoder apparatus is also suitable for use in other applications including telephone, direct microwave and fiber optic transmission.
In addition to being suitable for use in a receiver of satellite, terrestrial and cable television data as mentioned previously, the disclosed decoder apparatus is also suitable for use in other applications including telephone, direct microwave and fiber optic transmission.
Claims (6)
1. In a system for receiving a modulated signal from multiple types of transmission channels, said signal being representative of compressed digital data coded in one of a plurality of coding formats and exhibiting one of a plurality of modulation formats, a method comprising the steps of:
selecting a modulation format for demodulation from among modulation formats including QAM and PSK;
demodulating said modulated signal according to said selected modulation format to produce a demodulated signal;
selecting a coding format for decoding from among said plurality of coding formats; and decoding said demodulated signal according to said selected coding format to produce a demodulated and decoded signal.
selecting a modulation format for demodulation from among modulation formats including QAM and PSK;
demodulating said modulated signal according to said selected modulation format to produce a demodulated signal;
selecting a coding format for decoding from among said plurality of coding formats; and decoding said demodulated signal according to said selected coding format to produce a demodulated and decoded signal.
2. In a system for receiving a modulated signal from multiple types of transmission channels, said signal being representative of compressed digital data coded in one of a plurality of coding formats and exhibiting one of a plurality of modulation formats, a method comprising the steps of:
selecting a modulation format for demodulation from among said plurality of modulation formats;
demodulating said modulated signal according to said selected modulation format to produce a demodulated signal;
selecting a coding format for decoding from among coding formats including punctured coded and trellis coded formats; and decoding said demodulated signal according to said selected coding format to produce a demodulated and decoded signal.
selecting a modulation format for demodulation from among said plurality of modulation formats;
demodulating said modulated signal according to said selected modulation format to produce a demodulated signal;
selecting a coding format for decoding from among coding formats including punctured coded and trellis coded formats; and decoding said demodulated signal according to said selected coding format to produce a demodulated and decoded signal.
3. A method according to claim 2, further including the step of selecting a modulation format for demodulation from among modulation formats including QAM and PSK.
4. A method according to claim 1 or claim 3, further including the step of selecting a modulation format for demodulation from among modulation formats further including PAM.
5. A method according to claim 1 or claim 3, wherein said PSK modulation format is a QPSK modulation format.
6. A method according to claim 1 or claim 2, wherein said step of selecting a modulation format includes the step of selecting between multiple types of transmission channels including at least two channels from among satellite, cable and terrestrial channels.
Applications Claiming Priority (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US342,280 | 1994-11-18 | ||
| US08/342,280 US5497401A (en) | 1994-11-18 | 1994-11-18 | Branch metric computer for a Viterbi decoder of a punctured and pragmatic trellis code convolutional decoder suitable for use in a multi-channel receiver of satellite, terrestrial and cable transmitted FEC compressed-digital television data |
| US501,752 | 1995-07-12 | ||
| US08/501,752 US5717471A (en) | 1994-11-18 | 1995-07-12 | Apparatus for demodulating and decoding satellite, terrestrial and cable transmitted digital television data |
| CA002161467A CA2161467C (en) | 1994-11-18 | 1995-10-26 | Apparatus for demodulating and decoding satellite, terrestrial and cable transmitted digital television data |
Related Parent Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA002161467A Division CA2161467C (en) | 1994-11-18 | 1995-10-26 | Apparatus for demodulating and decoding satellite, terrestrial and cable transmitted digital television data |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CA2310183A1 CA2310183A1 (en) | 1996-05-19 |
| CA2310183C true CA2310183C (en) | 2001-05-22 |
Family
ID=23341135
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA002310183A Expired - Lifetime CA2310183C (en) | 1994-11-18 | 1995-10-26 | Apparatus for demodulating and decoding satellite, terrestrial, and cable transmitted digital television data |
Country Status (5)
| Country | Link |
|---|---|
| US (2) | US5497401A (en) |
| JP (1) | JP4780683B2 (en) |
| KR (1) | KR100439447B1 (en) |
| CA (1) | CA2310183C (en) |
| TW (1) | TW318313B (en) |
Cited By (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE102007035524A1 (en) | 2007-07-26 | 2009-01-29 | Micronas Gmbh | Multi-standard receiver circuit for analog and digital broadcasting |
| US7840278B1 (en) | 1999-06-25 | 2010-11-23 | Puskas John D | Devices and methods for vagus nerve stimulation |
| US8406868B2 (en) | 2010-04-29 | 2013-03-26 | Medtronic, Inc. | Therapy using perturbation and effect of physiological systems |
| US8620425B2 (en) | 2010-04-29 | 2013-12-31 | Medtronic, Inc. | Nerve signal differentiation in cardiac therapy |
| US8639327B2 (en) | 2010-04-29 | 2014-01-28 | Medtronic, Inc. | Nerve signal differentiation in cardiac therapy |
| US8706223B2 (en) | 2011-01-19 | 2014-04-22 | Medtronic, Inc. | Preventative vagal stimulation |
| US8718763B2 (en) | 2011-01-19 | 2014-05-06 | Medtronic, Inc. | Vagal stimulation |
| US8725259B2 (en) | 2011-01-19 | 2014-05-13 | Medtronic, Inc. | Vagal stimulation |
| US8781583B2 (en) | 2011-01-19 | 2014-07-15 | Medtronic, Inc. | Vagal stimulation |
| US8781582B2 (en) | 2011-01-19 | 2014-07-15 | Medtronic, Inc. | Vagal stimulation |
Families Citing this family (71)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5959699A (en) * | 1994-06-28 | 1999-09-28 | Samsung Electronics Co., Ltd. | Reception mode control in radio receivers for receiving both VSB and QAM digital television signals |
| US5497401A (en) * | 1994-11-18 | 1996-03-05 | Thomson Consumer Electronics, Inc. | Branch metric computer for a Viterbi decoder of a punctured and pragmatic trellis code convolutional decoder suitable for use in a multi-channel receiver of satellite, terrestrial and cable transmitted FEC compressed-digital television data |
| CA2161467C (en) * | 1994-11-18 | 2001-01-30 | Kumar Ramaswamy | Apparatus for demodulating and decoding satellite, terrestrial and cable transmitted digital television data |
| US5666170A (en) * | 1995-07-12 | 1997-09-09 | Thomson Consumer Electronics, Inc. | Apparatus for decoding video signals encoded in different formats |
| JP3171772B2 (en) * | 1995-08-23 | 2001-06-04 | 沖電気工業株式会社 | Viterbi decoding method and Viterbi decoding device |
| US5740203A (en) * | 1995-09-14 | 1998-04-14 | Thomson Consumer Electronics, Inc. | Trellis demapper of a convolutional decoder for decoding pragmatic trellis codes suitable for use in a multi-channel receiver of satellite, terrestrial and cable transmitted FEC compressed-digital television data |
| US5742622A (en) * | 1996-03-12 | 1998-04-21 | Discovision Associates | Error detection and correction system for a stream of encoded data |
| US5790596A (en) * | 1996-03-15 | 1998-08-04 | Motorola, Inc. | Radiotelephone communication unit displaying chronological information |
| US5841819A (en) * | 1996-04-09 | 1998-11-24 | Thomson Multimedia, S.A. | Viterbi decoder for digital packet signals |
| DE69739878D1 (en) * | 1996-04-09 | 2010-07-01 | Thomson Multimedia Sa | Detection of a Code Sequence in a Trellis Decoder |
| US8036741B2 (en) | 1996-04-30 | 2011-10-11 | Medtronic, Inc. | Method and system for nerve stimulation and cardiac sensing prior to and during a medical procedure |
| GB2314241A (en) * | 1996-06-13 | 1997-12-17 | Era Patents Ltd | Data symbol estimation |
| KR100195741B1 (en) * | 1996-07-01 | 1999-06-15 | 전주범 | Variable rate vitervi decoder |
| US5946045A (en) * | 1996-08-01 | 1999-08-31 | Thomson Consumer Electronics, Inc. | System for forming program guides and video data for storage and transmission in different coding formats |
| US5946052A (en) * | 1996-08-01 | 1999-08-31 | Thomson Consumer Electronics, Inc. | System for acquiring and processing video data and program guides transmitted in different coding formats |
| US6366326B1 (en) * | 1996-08-01 | 2002-04-02 | Thomson Consumer Electronics Inc. | System for acquiring, processing, and storing video data and program guides transmitted in different coding formats |
| US5982819A (en) * | 1996-09-23 | 1999-11-09 | Motorola, Inc. | Modulation format adaptive messaging receiver and method thereof |
| GB9622540D0 (en) * | 1996-10-30 | 1997-01-08 | Discovision Ass | Trackback for viterbi decoder |
| US5970386A (en) * | 1997-01-27 | 1999-10-19 | Hughes Electronics Corporation | Transmodulated broadcast delivery system for use in multiple dwelling units |
| US6141384A (en) * | 1997-02-14 | 2000-10-31 | Philips Electronics North America Corporation | Decoder for trellis encoded interleaved data stream and HDTV receiver including such a decoder |
| US5940438A (en) * | 1997-02-18 | 1999-08-17 | Mitsubishi Electric Information Technology Center America, Inc (Ita) | Universal modem for digital video, audio and data communications |
| US5912898A (en) * | 1997-02-27 | 1999-06-15 | Integrated Device Technology, Inc. | Convolutional interleaver/de-interleaver |
| US6104908A (en) * | 1997-02-28 | 2000-08-15 | Hughes Electronics Corporation | System for and method of combining signals of combining signals of diverse modulation formats for distribution in multiple dwelling units |
| US6005898A (en) * | 1997-03-12 | 1999-12-21 | Interdigital Technology Corporation | Multichannel viterbi decoder |
| US20060262832A1 (en) * | 1997-03-12 | 2006-11-23 | Interdigital Technology Corporation | Convolutionally encoding and decoding multiple data streams |
| KR19980079114A (en) * | 1997-04-30 | 1998-11-25 | 배순훈 | Method and apparatus for decoding trellis code data |
| KR19990003242A (en) | 1997-06-25 | 1999-01-15 | 윤종용 | Structural Punched Convolutional Codes and Decoders |
| US5852477A (en) * | 1997-06-25 | 1998-12-22 | Samsung Electronics Co., Ltd. | Digital TV receivers with poly-phase analog-to-digital conversion of baseband symbol coding |
| US5995551A (en) * | 1997-08-15 | 1999-11-30 | Sicom, Inc. | Rotationally invariant pragmatic trellis coded digital communication system and method therefor |
| JP3564961B2 (en) | 1997-08-21 | 2004-09-15 | 株式会社日立製作所 | Digital broadcast receiver |
| GB2329557B (en) * | 1997-09-19 | 2002-05-01 | Motorola As | Method and apparatus for viterbi decoding of punctured codes |
| WO1999017455A1 (en) * | 1997-10-01 | 1999-04-08 | Thomson Multimedia, S.A. | Apparatus and method for aligning trellis demapped data |
| US6078625A (en) * | 1997-10-20 | 2000-06-20 | Sicom, Inc. | Pragmatic decoder and method therefor |
| KR100290928B1 (en) * | 1997-12-30 | 2001-06-01 | 서평원 | Apparatus and Method of Supporting Variable Branch Metric of Viterbi Decoder in Communication System |
| JP4277142B2 (en) * | 1998-03-26 | 2009-06-10 | ソニー株式会社 | Receiver |
| WO1999050989A1 (en) * | 1998-03-30 | 1999-10-07 | Northern Telecom Limited | Adaptive modulation for cdma systems |
| US6349117B1 (en) * | 1998-06-01 | 2002-02-19 | Lsi Logic Corporation | Recursive decoder architecture for binary block codes |
| US6236685B1 (en) * | 1998-06-05 | 2001-05-22 | Sicom, Inc. | Pragmatic trellis-coded digital communication with multi-stage branch metrics |
| FI106327B (en) * | 1998-07-10 | 2001-01-15 | Nokia Networks Oy | Procedure for data communication and radio systems |
| DE69922405T2 (en) * | 1998-11-09 | 2006-01-12 | Broadcom Corp., Irvine | METHOD AND SYSTEM FOR DECISION RECONDITIONED DECODING |
| US6477200B1 (en) * | 1998-11-09 | 2002-11-05 | Broadcom Corporation | Multi-pair gigabit ethernet transceiver |
| US6574796B1 (en) * | 1999-01-08 | 2003-06-03 | Cisco Technology, Inc. | Fast and reliable data carrier detection by a cable modem in a cable television plant |
| KR100392889B1 (en) * | 1999-01-30 | 2003-07-28 | 삼성전자주식회사 | A method and apparatus for reception different medium digital broadcasting signals selectively |
| JP3204240B2 (en) * | 1999-02-18 | 2001-09-04 | 日本電気株式会社 | Viterbi decoder and Viterbi decoding processing method |
| JP3728578B2 (en) * | 1999-03-31 | 2005-12-21 | 富士通株式会社 | Non-uniform error protection method in multi-carrier transmission and its encoder and decoder |
| AU4208600A (en) * | 1999-04-09 | 2000-11-14 | Sony Electronics Inc. | Method for switching signal input based on device capability |
| US6976267B1 (en) | 1999-04-09 | 2005-12-13 | Sony Corporation | Method and apparatus for controlling connections between devices |
| US6826776B1 (en) | 1999-04-09 | 2004-11-30 | Sony Corporation | Method and apparatus for determining signal path |
| US6731347B1 (en) | 1999-04-09 | 2004-05-04 | Sony Corporation | Method for switching signal input based on device capability |
| US6757025B1 (en) | 1999-04-09 | 2004-06-29 | Sony Corporation | Method for switching input terminals based on incoming signal format |
| FI112892B (en) * | 1999-04-14 | 2004-01-30 | Nokia Corp | A method and receiver for receiving and decoding signals modulated by various modulation methods |
| US6061408A (en) * | 1999-04-16 | 2000-05-09 | Tiernan Communications, Inc. | Method and apparatus for 45° phase ambiguity resolution for one coded bit per symbol 8PSK modulation |
| KR100432799B1 (en) * | 1999-06-08 | 2004-05-22 | 주식회사 대우일렉트로닉스 | 64-qam branch metric circuit for tcm decoders |
| KR100398969B1 (en) * | 1999-06-08 | 2003-09-19 | 주식회사 대우일렉트로닉스 | 256-qam branch methric circuit for tcm decoders |
| US7668189B1 (en) | 1999-07-08 | 2010-02-23 | Thomson Licensing | Adaptive transport protocol |
| KR100314113B1 (en) * | 1999-08-25 | 2001-11-15 | 구자홍 | matched filter and filtering method, apparatus and method for receiving plural digital broadcast using digital filter |
| US20010027560A1 (en) * | 1999-09-22 | 2001-10-04 | Simon Rudy J. | Cable/satellite/internet-ready multimedia television |
| US6172702B1 (en) * | 1999-09-22 | 2001-01-09 | Rudy J. Simon | Cable/satellite-ready television set |
| KR100348278B1 (en) * | 2000-08-16 | 2002-08-09 | 엘지전자 주식회사 | Digital broadcasting receiver |
| KR20020067918A (en) * | 2000-10-17 | 2002-08-24 | 코닌클리케 필립스 일렉트로닉스 엔.브이. | Multi-standard channel decoder |
| US6630964B2 (en) * | 2000-12-28 | 2003-10-07 | Koninklijke Philips Electronics N.V. | Multi-standard channel decoder for real-time digital broadcast reception |
| US7298798B1 (en) * | 2001-08-24 | 2007-11-20 | Mediatek, Inc. | Method and system for decoding block codes |
| JP3836019B2 (en) | 2001-11-21 | 2006-10-18 | 松下電器産業株式会社 | Reception device, transmission device, and transmission method |
| US7191387B1 (en) | 2002-01-15 | 2007-03-13 | Ikanos Communication Inc. | Method and apparatus for forward error correction |
| US7043681B2 (en) | 2002-05-03 | 2006-05-09 | Ibiquity Digital Corporation | Digital audio broadcasting method and apparatus using complementary pattern-mapped convolutional codes |
| US7111226B1 (en) * | 2002-05-31 | 2006-09-19 | Broadcom Corporation | Communication decoder employing single trellis to support multiple code rates and/or multiple modulations |
| CN1320794C (en) * | 2002-11-13 | 2007-06-06 | 上海芯华微电子有限公司 | Single step, high-speed method and device for contract convolutional coding |
| US8098773B1 (en) | 2005-09-19 | 2012-01-17 | Piesinger Gregory H | Communication method and apparatus |
| US20080120530A1 (en) * | 2006-11-22 | 2008-05-22 | Yu-Min Chuang | Transceiver puncture circuit of wireless communication system |
| CN102480337B (en) * | 2010-11-30 | 2016-04-13 | 国际商业机器公司 | Radio software system and for its decoding device and method |
| GB2520659A (en) * | 2012-09-07 | 2015-05-27 | Bruce Ian Bazley | Thumb protector with a tether |
Family Cites Families (22)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0013596B1 (en) * | 1979-01-09 | 1983-11-23 | Rca Corporation | Luminance delay control apparatus in pal/secam television receiver |
| US4536878A (en) * | 1982-09-20 | 1985-08-20 | Sperry Corporation | Bit serial convolutional decoder for VLSI implementation |
| JPH0824270B2 (en) * | 1985-12-25 | 1996-03-06 | 日本電信電話株式会社 | Convolutional encoder and maximum likelihood decoder |
| US4748626A (en) * | 1987-01-28 | 1988-05-31 | Racal Data Communications Inc. | Viterbi decoder with reduced number of data move operations |
| US5282019A (en) * | 1988-10-03 | 1994-01-25 | Carlo Basile | Method and apparatus for the transmission and reception of a multicarrier digital television signal |
| US5150369A (en) * | 1989-06-13 | 1992-09-22 | Costa Tony M | High-speed convolutional decoder |
| DE3920590A1 (en) * | 1989-06-23 | 1991-01-03 | Thomson Brandt Gmbh | TELEVISION FOR THE PROCESSING OF AN FBAS OR IN BAS AND F SEPARATED SIGNALS |
| US5119177A (en) * | 1989-07-31 | 1992-06-02 | Goldstar Co., Ltd. | Automatic 3-mode switching circuit of a color television set |
| EP0449327B1 (en) * | 1990-03-30 | 1998-07-15 | Nec Corporation | Noise-immune space diversity receiver |
| EP0482768B1 (en) * | 1990-09-26 | 1997-01-29 | Kabushiki Kaisha Toshiba | Multiple systems adaptive television receiver |
| US5233630A (en) * | 1991-05-03 | 1993-08-03 | Qualcomm Incorporated | Method and apparatus for resolving phase ambiguities in trellis coded modulated data |
| US5233629A (en) * | 1991-07-26 | 1993-08-03 | General Instrument Corporation | Method and apparatus for communicating digital data using trellis coded qam |
| JPH05207075A (en) * | 1992-01-24 | 1993-08-13 | Hitachi Ltd | Digital communication system |
| US5331666A (en) * | 1992-06-08 | 1994-07-19 | Ericsson Ge Mobile Communications Inc. | Adaptive maximum likelihood demodulator |
| JP3348451B2 (en) * | 1993-02-04 | 2002-11-20 | ソニー株式会社 | Transmission method, transmission device, Viterbi decoding method, and Viterbi decoding device |
| US5444491A (en) * | 1993-02-26 | 1995-08-22 | Massachusetts Institute Of Technology | Television system with multiple transmission formats |
| US5438590A (en) * | 1993-05-24 | 1995-08-01 | Comstream Corporation | Transmitting and receiving apparatus and method including punctured convolutional encoding and decoding |
| MA23381A1 (en) * | 1993-12-03 | 1995-07-01 | Scientific Atlanta | MULTI-SERVICE DATA RECEIVER ARCHITECTURE |
| US5511096A (en) * | 1994-01-18 | 1996-04-23 | Gi Corporation | Quadrature amplitude modulated data for standard bandwidth television channel |
| KR960013649B1 (en) * | 1994-04-12 | 1996-10-10 | 엘지전자 주식회사 | Terrestrial and cable hd broadcasting signal common receiving apparatus |
| US5583889A (en) * | 1994-07-08 | 1996-12-10 | Zenith Electronics Corporation | Trellis coded modulation system for HDTV |
| US5497401A (en) * | 1994-11-18 | 1996-03-05 | Thomson Consumer Electronics, Inc. | Branch metric computer for a Viterbi decoder of a punctured and pragmatic trellis code convolutional decoder suitable for use in a multi-channel receiver of satellite, terrestrial and cable transmitted FEC compressed-digital television data |
-
1994
- 1994-11-18 US US08/342,280 patent/US5497401A/en not_active Expired - Lifetime
-
1995
- 1995-07-12 US US08/501,752 patent/US5717471A/en not_active Expired - Lifetime
- 1995-10-26 CA CA002310183A patent/CA2310183C/en not_active Expired - Lifetime
- 1995-11-11 KR KR1019950040845A patent/KR100439447B1/en not_active IP Right Cessation
- 1995-11-15 TW TW084112059A patent/TW318313B/zh not_active IP Right Cessation
-
2009
- 2009-01-16 JP JP2009008104A patent/JP4780683B2/en not_active Expired - Lifetime
Cited By (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7840278B1 (en) | 1999-06-25 | 2010-11-23 | Puskas John D | Devices and methods for vagus nerve stimulation |
| DE102007035524A1 (en) | 2007-07-26 | 2009-01-29 | Micronas Gmbh | Multi-standard receiver circuit for analog and digital broadcasting |
| US8888699B2 (en) | 2010-04-29 | 2014-11-18 | Medtronic, Inc. | Therapy using perturbation and effect of physiological systems |
| US8406868B2 (en) | 2010-04-29 | 2013-03-26 | Medtronic, Inc. | Therapy using perturbation and effect of physiological systems |
| US8423134B2 (en) | 2010-04-29 | 2013-04-16 | Medtronic, Inc. | Therapy using perturbation and effect of physiological systems |
| US8620425B2 (en) | 2010-04-29 | 2013-12-31 | Medtronic, Inc. | Nerve signal differentiation in cardiac therapy |
| US8639327B2 (en) | 2010-04-29 | 2014-01-28 | Medtronic, Inc. | Nerve signal differentiation in cardiac therapy |
| US9468764B2 (en) | 2010-04-29 | 2016-10-18 | Medtronic, Inc. | Nerve signal differentiation in cardiac therapy |
| US8706223B2 (en) | 2011-01-19 | 2014-04-22 | Medtronic, Inc. | Preventative vagal stimulation |
| US8781583B2 (en) | 2011-01-19 | 2014-07-15 | Medtronic, Inc. | Vagal stimulation |
| US8781582B2 (en) | 2011-01-19 | 2014-07-15 | Medtronic, Inc. | Vagal stimulation |
| US8725259B2 (en) | 2011-01-19 | 2014-05-13 | Medtronic, Inc. | Vagal stimulation |
| US9155893B2 (en) | 2011-01-19 | 2015-10-13 | Medtronic, Inc. | Use of preventative vagal stimulation in treatment of acute myocardial infarction or ischemia |
| US9211413B2 (en) | 2011-01-19 | 2015-12-15 | Medtronic, Inc. | Preventing use of vagal stimulation parameters |
| US8718763B2 (en) | 2011-01-19 | 2014-05-06 | Medtronic, Inc. | Vagal stimulation |
Also Published As
| Publication number | Publication date |
|---|---|
| US5717471A (en) | 1998-02-10 |
| KR960020532A (en) | 1996-06-17 |
| KR100439447B1 (en) | 2004-11-06 |
| US5497401A (en) | 1996-03-05 |
| JP4780683B2 (en) | 2011-09-28 |
| CA2310183A1 (en) | 1996-05-19 |
| JP2009171586A (en) | 2009-07-30 |
| TW318313B (en) | 1997-10-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CA2310183C (en) | Apparatus for demodulating and decoding satellite, terrestrial, and cable transmitted digital television data | |
| JP4219963B2 (en) | Method for demodulating and decoding digital TV data transmitted by satellite transmission, terrestrial transmission and cable transmission | |
| US6160854A (en) | Concatenated trellis coded modulation and linear block codes | |
| US5878085A (en) | Trellis coded modulation communications using pilot bits to resolve phase ambiguities | |
| US5740203A (en) | Trellis demapper of a convolutional decoder for decoding pragmatic trellis codes suitable for use in a multi-channel receiver of satellite, terrestrial and cable transmitted FEC compressed-digital television data | |
| US4447908A (en) | Method of transmitting binary data sequences and arrangement for enabling the rapid determination of the end of a transmitted binary data sequence | |
| US5651032A (en) | Apparatus and method for trellis decoder | |
| US20060140302A1 (en) | Reception of a signal modulated according to a multilevel coding technique | |
| EP0680184A2 (en) | Method and apparatus for decoding trellis coded QAM signals | |
| EP0348305B1 (en) | Coded modulation communication system | |
| US6977972B1 (en) | Method of hybrid soft/hard decision demodulation of signals with multilevel modulation | |
| EP0827309B1 (en) | Coded modulation using repetition and tree codes | |
| US5848102A (en) | Method and apparatus for encoding/decoding QAM trellis coded data | |
| JP2000315957A (en) | Decoder | |
| US5757863A (en) | Apparatus for decoding a signal encoded by using trellis coded modulation | |
| MXPA95004822A (en) | Device for demodulating and decoding digital detelevision data transmitted by cable, satellite and terrestrial | |
| WO1999017455A1 (en) | Apparatus and method for aligning trellis demapped data | |
| KR100320953B1 (en) | Symbol Mapping Method and Device of TCM Using Euclidean Distance And Hamming Distance And Apparatus Thereof | |
| Wei | Noncoherent block coded modulation | |
| FANG et al. | Bandwidth-efficient high-speed coded trellis modulation | |
| Choi et al. | FPGA realization of adaptive coding rate trellis-coded 8PSK system | |
| Jung et al. | Adaptive Channel Ciding Scheme for Rain-Fade Countermeasure in Ka-band Satellite Communication and its Application | |
| de Krom et al. | Comparison of modulation schemes for a pseudo-ternary 2.048 Mbit/s PCM multiplex signal in rural communications | |
| Benedettoa et al. | VLSI Implementation of the Receiver for 8-PSK Trellis Coded Modulation with Phase Ambiguity Resolution | |
| Jung et al. | The performance analysis of proposed decoder for TCM with 8-ary PSK signal in fading and satellite channel |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EEER | Examination request | ||
| MKEX | Expiry |
Effective date: 20151026 |