CA2387072A1 - Single horizontal scan range crt monitor - Google Patents

Single horizontal scan range crt monitor Download PDF

Info

Publication number
CA2387072A1
CA2387072A1 CA002387072A CA2387072A CA2387072A1 CA 2387072 A1 CA2387072 A1 CA 2387072A1 CA 002387072 A CA002387072 A CA 002387072A CA 2387072 A CA2387072 A CA 2387072A CA 2387072 A1 CA2387072 A1 CA 2387072A1
Authority
CA
Canada
Prior art keywords
signals
resolution
scan range
single horizontal
display
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA002387072A
Other languages
French (fr)
Other versions
CA2387072C (en
Inventor
Yoshihisa Narui
Pablo A. Espinosa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Electronics Inc
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=23675093&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=CA2387072(A1) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by Individual filed Critical Individual
Publication of CA2387072A1 publication Critical patent/CA2387072A1/en
Application granted granted Critical
Publication of CA2387072C publication Critical patent/CA2387072C/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/36Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
    • G09G5/39Control of the bit-mapped memory
    • G09G5/391Resolution modifying circuits, e.g. variable screen formats
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G1/00Control arrangements or circuits, of interest only in connection with cathode-ray tube indicators; General aspects or details, e.g. selection emphasis on particular characters, dashed line or dotted line generation; Preprocessing of data
    • G09G1/06Control arrangements or circuits, of interest only in connection with cathode-ray tube indicators; General aspects or details, e.g. selection emphasis on particular characters, dashed line or dotted line generation; Preprocessing of data using single beam tubes, e.g. three-dimensional or perspective representation, rotation or translation of display pattern, hidden lines, shadows
    • G09G1/14Control arrangements or circuits, of interest only in connection with cathode-ray tube indicators; General aspects or details, e.g. selection emphasis on particular characters, dashed line or dotted line generation; Preprocessing of data using single beam tubes, e.g. three-dimensional or perspective representation, rotation or translation of display pattern, hidden lines, shadows the beam tracing a pattern independent of the information to be displayed, this latter determining the parts of the pattern rendered respectively visible and invisible
    • G09G1/16Control arrangements or circuits, of interest only in connection with cathode-ray tube indicators; General aspects or details, e.g. selection emphasis on particular characters, dashed line or dotted line generation; Preprocessing of data using single beam tubes, e.g. three-dimensional or perspective representation, rotation or translation of display pattern, hidden lines, shadows the beam tracing a pattern independent of the information to be displayed, this latter determining the parts of the pattern rendered respectively visible and invisible the pattern of rectangular co-ordinates extending over the whole area of the screen, i.e. television type raster
    • G09G1/165Details of a display terminal using a CRT, the details relating to the control arrangement of the display terminal and to the interfaces thereto
    • G09G1/167Details of the interface to the display terminal specific for a CRT
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G1/00Control arrangements or circuits, of interest only in connection with cathode-ray tube indicators; General aspects or details, e.g. selection emphasis on particular characters, dashed line or dotted line generation; Preprocessing of data
    • G09G1/06Control arrangements or circuits, of interest only in connection with cathode-ray tube indicators; General aspects or details, e.g. selection emphasis on particular characters, dashed line or dotted line generation; Preprocessing of data using single beam tubes, e.g. three-dimensional or perspective representation, rotation or translation of display pattern, hidden lines, shadows
    • G09G1/14Control arrangements or circuits, of interest only in connection with cathode-ray tube indicators; General aspects or details, e.g. selection emphasis on particular characters, dashed line or dotted line generation; Preprocessing of data using single beam tubes, e.g. three-dimensional or perspective representation, rotation or translation of display pattern, hidden lines, shadows the beam tracing a pattern independent of the information to be displayed, this latter determining the parts of the pattern rendered respectively visible and invisible
    • G09G1/16Control arrangements or circuits, of interest only in connection with cathode-ray tube indicators; General aspects or details, e.g. selection emphasis on particular characters, dashed line or dotted line generation; Preprocessing of data using single beam tubes, e.g. three-dimensional or perspective representation, rotation or translation of display pattern, hidden lines, shadows the beam tracing a pattern independent of the information to be displayed, this latter determining the parts of the pattern rendered respectively visible and invisible the pattern of rectangular co-ordinates extending over the whole area of the screen, i.e. television type raster
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00Television systems
    • H04N7/01Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level
    • H04N7/0105Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level using a storage device with different write and read speed
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2340/00Aspects of display data processing
    • G09G2340/04Changes in size, position or resolution of an image
    • G09G2340/0407Resolution change, inclusive of the use of different resolutions for different screen areas
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2340/00Aspects of display data processing
    • G09G2340/04Changes in size, position or resolution of an image
    • G09G2340/0407Resolution change, inclusive of the use of different resolutions for different screen areas
    • G09G2340/0414Vertical resolution change
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2340/00Aspects of display data processing
    • G09G2340/04Changes in size, position or resolution of an image
    • G09G2340/0407Resolution change, inclusive of the use of different resolutions for different screen areas
    • G09G2340/0421Horizontal resolution change
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2360/00Aspects of the architecture of display systems
    • G09G2360/02Graphics controller able to handle multiple formats, e.g. input or output formats

Abstract

A single horizontal scan range CRT monitor that includes a receiver for receiving display signals in a digital format from an external source, the initial display signals having one of a plurality of input resolutions, and a converter connected to the receiver and supplied with the initial display signals for detecting the input resolution of the initial display signals and converting the initial display signals to digital output signals having an output resolution selected from a plurality of different output resolutions matched to the detected input resolution of the initial display signals, and wherein all of the plurality of output resolutions have a same horizontal resolution and all of the digital output signals have a same horizontal frequency.

Claims (43)

1. A single horizontal scan range monitor supplied with initial display signals in a digital format from an external source, the initial display signals having one of a plurality of input resolutions and comprising:
a cathode ray tube (CRT) display having a single horizontal scanning frequency; and a converter supplied with the initial display signals for detecting the input resolution of the initial display signals, converting the initial display signals to digital output signals having a different vertical output resolution selected from a plurality of different output resolutions matched to the detected input resolution of the initial display signals and the single horizontal scanning frequency of the CRT
display and supplying the digital output signals to the CRT display
2. A single horizontal scan range monitor according to claim 1, wherein the converter includes a frame memory.
3. A single horizontal scan range monitor according to claim 1, wherein the external source transmits the initial display signals in the digital format and the monitor includes a receiver for receiving the initial display signals and supplying them to the converter.
4. A single horizontal scan range monitor according to claim 3, wherein the receiver is a transition minimized differential scaling (TMDS) receiver.
5. A single horizontal scan range monitor according to claim 3, wherein the receiver is a low voltage differential signaling (LVDS) receiver.
6. A single horizontal scan range monitor according to claim 3, wherein the receiver is a low voltage differential signaling display interface (LDI) receiver.
7. A single horizontal scan range monitor according to claim 3, wherein the receiver is a gigabit video interface (GVIF) receiver.
8. A single horizontal scan range monitor according to claim 1, further comprising a digital to analog converter for converting the digital output signals to corresponding analog output signals.
9. A single horizontal scan range monitor according to claim 8, wherein the initial display signals and the digital output signals have corresponding red, green and blue components and wherein the digital to analog converter has separate converters for each color component.
10. A single horizontal scan range monitor according to claim 1, wherein the converter converts the initial digital display signals to digital output signals having one predetermined horizontal resolution regardless of the horizontal resolution of the initial digital display signals.
11. A single horizontal scan range monitor according to claim 1, wherein the converter includes a scaling circuit that converts the resolution of the initial display signals according to the following table:

Input Converted fH (kHz) fV (Hz) Clock (MHz) 640x480 1400x960 80 79.9 151.68 720x400 1400x800 80 95.1 151.68 800x600 1400x600 80 124.8 151.68 1024x768 1400x768 80 98.9 151.68 1152x864 1400x864 80 88.4 151.68 1280x1024 1400x1024 80 75.1 151.68 where "Input" is the resolution in pixels of the initial display signals, "Converted" is the resolution in pixels of the display output signals, "fH" is the horizontal frequency of the display output signals in Kilohertz, "fV(Hz)" is the vertical sync frequency of the display output signals, and "Clock" is the data output clock in MHz.
12. A single horizontal scan range monitor, comprising:
a display having a single horizontal scanning frequency;
a display data input for receiving, from an external source, initial display signals in a digital format and having one of a plurality of input resolutions, a clock signal, a horizontal sync signal, and a vertical sync signal;
a converter supplied with the initial display signals and the horizontal sync signal and vertical sync signal from the display data input for detecting the input resolution of the initial display signals and converting the initial display signals to digital display output signals having a vertical output resolution selected from a plurality of different output resolutions matched to the detected input resolution of the initial display signals and the single horizontal scanning frequency of the display;
wherein the converter comprises:
a frame memory;
a resolution detector for detecting the resolution of the initial display signals and outputting a resolution detection signal;
a first multiplexer connected between the display data input, the frame memory, and the display for switching between writing the initial display signals into the frame memory and reading the digital display output signals out of the frame memory to the display;
an address counter controller for controlling the addresses at which data are written into the frame memory and read out from the frame memory;
a vertical sync generator connected to the resolution detector for generating a vertical sync pulse at a selected one of a plurality of vertical sync frequencies as a function of the detected resolution of the initial display signals;
a horizontal sync generator for generating a horizontal sync pulse at the single horizontal scanning frequency;

a data output clock generator for generating a data output clock signal as a function of the single horizontal scanning frequency and the horizontal resolution of the digital display output signals;
a second multiplexer connected between a clock output terminal of display data input, a vertical sync signal output of the display data input, the address counter, the data output clock signal generator, and the horizontal sync generator for selectively supplying to the address counter controller either the combination of the vertical sync signal and the clock from the display data input or the combination of the data output clock signal from the data output clock generator and the horizontal sync pulse from the horizontal sync generator; and a sector controller for controlling the first multiplexer and the second multiplexer to synchronously and alternately write the initial display data to the frame memory at an initial resolution and scanning frequencies and read the digital output data signals from the frame memory to the display at resolutions and scanning frequencies different from those of the initial display data and matched to the requirements of the display.
13. A single horizontal scan range monitor according to claim 12 wherein the converter resides in the monitor.
14. A single horizontal scan range monitor according to claim 12 wherein the converter resides in the external source.
15. A single horizontal scan range monitor according to claim 12 wherein the display is a cathode ray tube (CRT).
16. A single horizontal scan range monitor according to claim 12, wherein the sector controller is supplied with the vertical sync signal from the display data input and the horizontal sync pulse from the horizontal sync generator
17 17. A single horizontal scan range monitor according to claim 12, wherein the resolution detector is supplied with the horizontal sync signal and the vertical sync signal from the display data input.
18. A single horizontal scan range monitor according to claim 12, wherein the external source includes a transmitter for transmitting the initial display signals in the digital format and the display data input includes a receiver for receiving the initial display signals and supplying them to the converter.
19. A single horizontal scan range monitor according to claim 18, wherein the receiver outputs a transition minimized differential scaling (TMDS) clock signal to the clock output terminal of display data input.
20. A single horizontal scan range monitor according to claim 12, wherein the frame memory includes at least two memory banks that are alternately written to and read from, and a pair of address controllers for controlling the reading and writing of data to the memory banks.
21. A single horizontal scan range monitor according to claim 12, wherein the data output clock generator includes a phase locked loop (PLL) circuit supplied with the horizontal sync pulse and a multiplier factor that is a function of the single predetermined horizontal resolution, wherein the data output clock generator generates the data output clock at a frequency equal to the product of the single horizontal scanning frequency and the multiplier factor.
22. A single horizontal scan range monitor according to claim 12, wherein the horizontal sync generator generates horizontal sync pulses at a frequency of 80 kHz.
23. A single horizontal scan range monitor according to claim 12, wherein the vertical sync generator generates vertical sync pulses at a selected one of the following frequencies in correspondence with the resolution detection signal:
79.9 Hz, 95.1 Hz, 124.8 Hz, 98.9 Hz, 88.4 Hz, and 75.1 Hz.
24. A single horizontal scan range monitor according to claim 12, wherein the converter converts the resolution of the initial display signals according to the following table:

Input Converted fH(kHz) fV(Hz) Clock (MHz) 640x480 1280x960 80 79.9 138.24 720x400 720x800 80 95.1 78.08 800x600 800x600 80 124.8 87.04 1024x768 1024x768 80 98.9 111.36 1152x864 1152x864 80 88.4 125.44 1280x1024 1280x1024 80 75.1 138.24 where "Input" is the resolution in pixels of the initial display signals, "Converted" is the resolution in pixels of the display output signals, "fH" is the horizontal frequency of the display output signals in Kilohertz, "fV(Hz)" is the vertical sync frequency of the display output signals, and "Clock" is the data output clock in MHz.
25. A method for adapting a single horizontal scan range monitor having a single horizontal scanning frequency to receive and then display initial display signals generated by a computer in a digital format having one of a plurality of input resolutions, comprising the steps of:
detecting the input resolution of the initial display signals;
converting the initial display signals to digital output signals having a vertical output resolution selected from a plurality of different output resolutions matched to the detected input resolution of the initial display signals and the single horizontal scanning frequency; and supplying the digital output signals to the monitor for display.
26. A method for adapting a single horizontal scan range monitor according to claim 25, wherein the converting step includes converting the initial display signals to digital output signals having a single, predetermined horizontal resolution, irrespective of the horizontal resolution of the initial display signals.
27. A method for adapting a single horizontal scan range monitor according to claim 25, wherein the converting step includes the steps of writing to and reading from a frame memory.
28. A method for adapting a single horizontal scan range monitor according to claim 25, further comprising the step of receiving the initial display signals from the computer.
29. A method for adapting a single horizontal scan range monitor according to claim 28, wherein the receiving step includes transition minimized differential scaling (TMDS).
30. A method for adapting a single horizontal scan range monitor according to claim 28, wherein the receiving step includes the step of low voltage differential signaling (LVDS).
31. A method for adapting a single horizontal scan range monitor according to claim 28, wherein the receiving step includes the step of low voltage differential signaling display interfacing (LDI).
32. A method for adapting a single horizontal scan range monitor according to claim 28, wherein the receiving step includes the step of gigabit video interfacing (GVIF).
33. A method for adapting a single horizontal scan range monitor according to claim 25, further comprising the steps of digital to analog converting the digital output signals to corresponding analog output signals.
34. A method for adapting a single horizontal scan range monitor according to claim 27, wherein the initial display signals and the digital output signals have corresponding red, green and blue components and wherein the digital to analog converting step includes separately digital to analog converting each color component.
35. A method for adapting a single horizontal scan range monitor according to claim 25, wherein the converting step includes a scaling step that converts the resolution of the initial display signals according to the following table:
Input Converted fH (kHz) fV (Hz) Clock (MHz) 640x480 1400x960 80 79.9 151.68 720x400 1400x800 80 95.1 151.68 800x600 1400x600 80 124.8 151.68 1024x768 1400x768 80 98.9 151.68 1152x864 1400x864 80 88.4 151.68 1280x1024 1400x1024 80 75.1 151.68 where "Input" is the resolution in pixels of the initial display signals, "Converted" is the resolution in pixels of the display output signals, "fH" is the single horizontal scanning frequency of the display output signals in Kilohertz, "fV (Hz)" is the vertical sync frequency of the display output signals, and "Clock" is the data output clock in MHz.
36. A method for adapting a single horizontal scan range monitor having a single horizontal scanning frequency to receive and then display initial display signals generated by a computer in a digital format having one of a plurality of input resolutions, comprising the steps of:
receiving the initial display signals and then outputting the initial display signals with the one of the plurality of input resolutions, and additionally outputting a clock signal, a horizontal sync signal, and a vertical sync signal;
detecting the input resolution of the initial display signals;
converting the initial display signals to digital output signals having an output vertical resolution selected from a plurality of different output resolutions matched to the detected input resolution of the initial display signals, a single, predetermined horizontal resolution, and the single horizontal scanning frequency;
and supplying the digital output signals to the monitor;
wherein the converting step comprises the steps of:
alternately writing the initial display signals into a frame memory and reading the digital output signals out of the frame memory;
controlling the addresses at which data are written into the frame memory and read out from the frame memory by means of an address counter controller;
generating a vertical sync pulse at a selected one of a plurality of vertical sync frequencies compatible with the monitor as a function of the detected resolution of the initial display signals;
generating a horizontal sync pulse at the single horizontal scanning frequency;
generating a data output clock; and selectively supplying to the address counter controller either the combination of the vertical sync signal and clock from the initial display data generating step or the combination of a data output clock from the data output clock generating step and a horizontal sync pulse from the horizontal sync pulse generating step to the address counter controller to synchronously and alternately write the initial display data to the frame memory and read the digital output data signals from the frame memory to the monitor.
37. A method for adapting a single horizontal scan range monitor according to claim 36, wherein the monitor is a cathode ray tube (CRT) monitor.
38. A method for adapting a single horizontal scan range monitor according to claim 36, wherein the clock from the receiving step is a transition minimized differential scaling (TMDS) clock signal.
39. A method for adapting a single horizontal scan range monitor according to claim 36, wherein the frame memory includes at least two memory banks, which are alternately written to and read from.
40. A method for adapting a single horizontal scan range monitor according to claim 36, further comprising the step of generating a data output clock using a phase locked loop (PLL) circuit as the product of the horizontal sync and a multiplier factor corresponding to the sum of the desired horizontal resolution and a horizontal blanking interval.
41. A method for adapting a single horizontal scan range monitor according to claim 36, wherein the horizontal sync-generating step generates horizontal sync pulses at a frequency of 80 kHz.
42. A method for adapting a single horizontal scan range monitor according to claim 36, wherein the vertical sync generating step generates vertical sync pulses at a selected one of the following frequencies in correspondence with the resolution detection signal: 79.9 Hz, 95.1 Hz, 124.8 Hz, 98.9 Hz, 88.4 Hz, and 75.1 Hz.
43. A method for adapting a single horizontal scan range monitor according to claim 36, wherein the converting step converts the resolution of the initial display signals according to the following table:
Input Converted fH (kHz) fV (Hz) Clock (MHz) 640x480 1280x960 80 79.9 138.24 720x400 720x800 80 95.1 78.08 800x600 800x600 80 124.8 87.04 1024x768 1024x768 80 98.9 111.36 1152x864 1152x864 80 88.4 125.44 1280x1024 1280x1024 80 75.1 138.24 where "Input" is the resolution in pixels of the initial display signals, "Converted" is the resolution in pixels of the display output signals, "fH" is the horizontal frequency of the display output signals in Kilohertz "fV (Hz)" is the vertical sync frequency of the display output signals, and "Clock" is the data output clock in MHz.
CA2387072A 1999-10-21 2000-10-23 Single horizontal scan range crt monitor Expired - Lifetime CA2387072C (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US09/422,484 1999-10-21
US09/422,484 US6313813B1 (en) 1999-10-21 1999-10-21 Single horizontal scan range CRT monitor
PCT/US2000/029209 WO2001029811A1 (en) 1999-10-21 2000-10-23 Single horizontal scan range crt monitor

Publications (2)

Publication Number Publication Date
CA2387072A1 true CA2387072A1 (en) 2001-04-26
CA2387072C CA2387072C (en) 2011-10-11

Family

ID=23675093

Family Applications (1)

Application Number Title Priority Date Filing Date
CA2387072A Expired - Lifetime CA2387072C (en) 1999-10-21 2000-10-23 Single horizontal scan range crt monitor

Country Status (7)

Country Link
US (2) US6313813B1 (en)
EP (1) EP1222650B1 (en)
JP (1) JP4477274B2 (en)
KR (1) KR20020062292A (en)
AU (1) AU1225801A (en)
CA (1) CA2387072C (en)
WO (1) WO2001029811A1 (en)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000023063A (en) * 1998-06-26 2000-01-21 Sony Corp Video reproducing device and reproducing method
JP2001034245A (en) * 1999-07-21 2001-02-09 Mitsubishi Electric Corp Image display control system, image signal generating device, and image display device
JP2001175231A (en) * 1999-12-17 2001-06-29 Sony Corp Converting circuit of synchronization frequency
US6845450B1 (en) * 2000-02-25 2005-01-18 Genesis Microchip Inc. Display unit storing and using a cryptography key
JP2001320680A (en) * 2000-05-09 2001-11-16 Sony Corp Signal processing unit and method
JP4185678B2 (en) * 2001-06-08 2008-11-26 株式会社日立製作所 Liquid crystal display
WO2003019318A2 (en) * 2001-08-27 2003-03-06 Koninklijke Philips Electronics N.V. Processing module for a computer system device
KR100418703B1 (en) 2001-08-29 2004-02-11 삼성전자주식회사 display apparatus and controlling method thereof
KR100429993B1 (en) * 2001-09-12 2004-05-03 엘지전자 주식회사 Compensation method and apparatus for system clock signal of video display processor
US7012610B2 (en) * 2002-01-04 2006-03-14 Ati Technologies, Inc. Portable device for providing dual display and method thereof
JP2004086146A (en) * 2002-06-27 2004-03-18 Fujitsu Display Technologies Corp Method for driving liquid crystal display device, driving control circuit, and liquid crystal display device provided with same
KR100754647B1 (en) * 2002-09-17 2007-09-05 삼성전자주식회사 Device and method for displaying television signal in mobile terminal
KR100492532B1 (en) * 2002-10-24 2005-06-02 엘지전자 주식회사 Display format switching method for digital interface
KR100494713B1 (en) * 2003-03-31 2005-06-13 비오이 하이디스 테크놀로지 주식회사 Liquid crystal display
JP2005099516A (en) * 2003-09-25 2005-04-14 Sony Corp Image processing circuit and image display device
JP2006267230A (en) * 2005-03-22 2006-10-05 Mitsubishi Electric Corp Digital video transmission apparatus
US20070201833A1 (en) * 2006-02-17 2007-08-30 Apple Inc. Interface for defining aperture
US20080129751A1 (en) * 2006-12-04 2008-06-05 George Lyons Smart Blanking Graphics Controller, Device Having Same, And Method
KR101367134B1 (en) * 2007-01-04 2014-03-14 삼성디스플레이 주식회사 Driving apparatus of display device
KR101431543B1 (en) * 2008-01-21 2014-08-21 삼성전자주식회사 Apparatus and method of encoding/decoding video
JP6843550B2 (en) * 2016-08-19 2021-03-17 シナプティクス・ジャパン合同会社 Display driver and display device

Family Cites Families (51)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4058835A (en) 1974-11-08 1977-11-15 Westinghouse Electric Corporation Scan conversion apparatus
JPS56156872A (en) * 1980-05-08 1981-12-03 Hitachi Ltd Character display unit
US4504852A (en) 1982-09-10 1985-03-12 Beehler, Pavitt, Siegemund, Jagger & Martella Method and apparatus for video standard conversion
US4673929A (en) * 1984-04-16 1987-06-16 Gould Inc. Circuit for processing digital image data in a high resolution raster display system
US4646151A (en) * 1985-02-01 1987-02-24 General Electric Company Television frame synchronizer with independently controllable input/output rates
US5159683A (en) 1986-07-29 1992-10-27 Western Digital Corporation Graphics controller adapted to automatically sense the type of connected video monitor and configure the control and display signals supplied to the monitor accordingly
US4716460A (en) * 1986-10-08 1987-12-29 Sperry Corporation Display refresh memory apparatus utilizing one half frame updating
US4918436A (en) 1987-06-01 1990-04-17 Chips And Technology, Inc. High resolution graphics system
US4888795A (en) * 1987-06-30 1989-12-19 Nec Corporation Videotelephone apparatus for transmitting high and low resolution video signals over telephone exchange lines
JP2892009B2 (en) 1988-05-28 1999-05-17 株式会社東芝 Display control method
US6331862B1 (en) * 1988-07-06 2001-12-18 Lg Philips Lcd Co., Ltd. Image expansion display and driver
US5050102A (en) * 1989-04-28 1991-09-17 Sun Microsystems, Inc. Apparatus for rapidly switching between output display frames using a shared frame gentification memory
JPH0362090A (en) 1989-07-31 1991-03-18 Toshiba Corp Control circuit for flat panel display
KR910006834A (en) 1989-09-29 1991-04-30 아오이 죠이치 Display control device which can change the brightness by the condition of power circuit
US5189401A (en) 1991-06-14 1993-02-23 Unisys Corporation AX and EGA video display apparatus utilizing a VGA monitor
US5488389A (en) * 1991-09-25 1996-01-30 Sharp Kabushiki Kaisha Display device
KR940008811B1 (en) * 1991-10-17 1994-09-26 삼성전자 주식회사 Video field memory apparatus and processing method thereof
JPH05303348A (en) 1992-04-24 1993-11-16 Nec Eng Ltd Lcd video signal interface device
US5289277A (en) * 1992-11-05 1994-02-22 Zenith Electronics Corp. High definition television signal format converter
JP3527259B2 (en) * 1993-04-12 2004-05-17 松下電器産業株式会社 Video signal processing apparatus and processing method
KR950012664B1 (en) * 1993-08-18 1995-10-19 엘지전자주식회사 Hdtv receiver having 1050line interlaced scanning display format
JP3048812B2 (en) 1993-12-15 2000-06-05 三菱電機株式会社 Display monitor
EP0665527B1 (en) 1994-01-28 1999-05-06 Sun Microsystems, Inc. Flat panel display interface for a high resolution computer graphics system
US5812210A (en) * 1994-02-01 1998-09-22 Hitachi, Ltd. Display apparatus
US5446496A (en) * 1994-03-31 1995-08-29 Hewlett-Packard Company Frame rate conversion with asynchronous pixel clocks
JP3123358B2 (en) * 1994-09-02 2001-01-09 株式会社日立製作所 Display device
US6014126A (en) 1994-09-19 2000-01-11 Sharp Kabushiki Kaisha Electronic equipment and liquid crystal display
US5978041A (en) * 1994-10-24 1999-11-02 Hitachi, Ltd. Image display system
US6301299B1 (en) * 1994-10-28 2001-10-09 Matsushita Electric Industrial Co., Ltd. Memory controller for an ATSC video decoder
US5796442A (en) * 1994-11-02 1998-08-18 Texas Instruments Incorporated Multi-format television reciever
JP3544022B2 (en) * 1995-03-14 2004-07-21 キヤノン株式会社 Data processing device for display device
JPH08278486A (en) 1995-04-05 1996-10-22 Canon Inc Device and method for controlling display and display device
US5867178A (en) 1995-05-08 1999-02-02 Apple Computer, Inc. Computer system for displaying video and graphic data with reduced memory bandwidth
US5986707A (en) * 1995-06-07 1999-11-16 Geshwind; David Michael Methods and devices for the creation of images employing variable-geometry pixels
JPH09128330A (en) 1995-11-06 1997-05-16 Sony Corp Video display device
US5710604A (en) * 1996-02-09 1998-01-20 Texas Instruments Incorporated Video memory device for color-sequential-type displays
KR0177111B1 (en) * 1996-02-24 1999-05-01 김광호 Aspect ratio conversion controller of a tv and monitor open width receiver
JPH10108143A (en) * 1996-09-27 1998-04-24 Sony Corp Image display controller and its method
JP3742167B2 (en) * 1996-12-18 2006-02-01 株式会社東芝 Image display control device
US6356314B1 (en) * 1997-03-10 2002-03-12 Komatsu Ltd. Image synthesizing device and image conversion device for synthesizing and displaying an NTSC or other interlaced image in any region of a VCA or other non-interlaced image
US6177922B1 (en) 1997-04-15 2001-01-23 Genesis Microship, Inc. Multi-scan video timing generator for format conversion
JP3020898B2 (en) * 1997-07-22 2000-03-15 株式会社エイ・ティ・アール人間情報通信研究所 A linear estimation method of three-dimensional position by affine camera correction
JPH1197124A (en) 1997-09-22 1999-04-09 Japan Aviation Electron Ind Ltd High-speed transmitting system and connector
US6057889A (en) * 1997-09-26 2000-05-02 Sarnoff Corporation Format-responsive video processing system
US6118486A (en) * 1997-09-26 2000-09-12 Sarnoff Corporation Synchronized multiple format video processing method and apparatus
US6353460B1 (en) * 1997-09-30 2002-03-05 Matsushita Electric Industrial Co., Ltd. Television receiver, video signal processing device, image processing device and image processing method
US6069663A (en) * 1997-10-06 2000-05-30 Sony Corporation Auto-configuring television and television encoder for computer-style display input
US6226040B1 (en) * 1998-04-14 2001-05-01 Avermedia Technologies, Inc. (Taiwan Company) Apparatus for converting video signal
US6307543B1 (en) 1998-09-10 2001-10-23 Silicon Image, Inc. Bi-directional data transfer using two pair of differential lines as a single additional differential pair
US6411267B1 (en) * 1999-11-17 2002-06-25 Sony Corporation Monitor adjustment by data manipulation
US6550700B1 (en) * 2000-11-27 2003-04-22 The Quaker Oats Company Granular material test milling processes

Also Published As

Publication number Publication date
US6313813B1 (en) 2001-11-06
US6816131B2 (en) 2004-11-09
KR20020062292A (en) 2002-07-25
EP1222650A1 (en) 2002-07-17
US20020030695A1 (en) 2002-03-14
AU1225801A (en) 2001-04-30
EP1222650B1 (en) 2017-07-26
CA2387072C (en) 2011-10-11
WO2001029811A1 (en) 2001-04-26
JP2003512652A (en) 2003-04-02
JP4477274B2 (en) 2010-06-09

Similar Documents

Publication Publication Date Title
CA2387072A1 (en) Single horizontal scan range crt monitor
US6130721A (en) Video format mode detector
JPH05241524A (en) Universal video output device
JPS6127585A (en) Digital display system
RU2216120C2 (en) Device and method to match video information in computer system, video interface ( variants )
US7154493B2 (en) Monitor interconnect compensation by signal calibration
US8462270B2 (en) Digital image transmission apparatus for transmitting video signals having varied clock frequencies
US6492983B2 (en) Video signal display system
US6300982B1 (en) Flat panel display apparatus and method having on-screen display function
JP2001078115A (en) Clock supply device for digital video equipment
KR20020013009A (en) Method and apparatus for controlling screen of monitor
MXPA00007414A (en) Over range image display device and method of monitor.
JPH11161220A (en) Digital display device
KR200160668Y1 (en) Flat panel display apparatus and digital data processing apparatus using the flat panel display apparatus
JP3442322B2 (en) Display device and driving method thereof
EP0770982A2 (en) Calibration and merging unit for video graphic adapters
US20020113891A1 (en) Multi-frequency video encoder for high resolution support
JPH09294231A (en) Data transmission system
JPS63214791A (en) Controller for multiscan crt display device
KR100196845B1 (en) Apparatus for interfacing video signals of a computer and a television
KR0143675B1 (en) A display system for varying resolutions
JP3217820B2 (en) Video synthesizing method and external synchronous display device
JPS62148994A (en) Method and apparatus for removing interaction between cathode ray tubes approaching each other
KR200172660Y1 (en) Display apparatus and digital data processing apparatus using the same
US20010002835A1 (en) Apparatus and method for automatically controlling on-screen display font height

Legal Events

Date Code Title Description
EEER Examination request
MKEX Expiry

Effective date: 20201023