CA2507318C - Next high frequency improvement by using frequency dependent effective capacitance - Google Patents
Next high frequency improvement by using frequency dependent effective capacitance Download PDFInfo
- Publication number
- CA2507318C CA2507318C CA2507318A CA2507318A CA2507318C CA 2507318 C CA2507318 C CA 2507318C CA 2507318 A CA2507318 A CA 2507318A CA 2507318 A CA2507318 A CA 2507318A CA 2507318 C CA2507318 C CA 2507318C
- Authority
- CA
- Canada
- Prior art keywords
- capacitor
- compensation structure
- inductor
- compensation
- pcb
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 230000001419 dependent effect Effects 0.000 title description 4
- 230000006872 improvement Effects 0.000 title description 2
- 239000003990 capacitor Substances 0.000 claims description 226
- 230000004044 response Effects 0.000 claims description 33
- 239000004020 conductor Substances 0.000 claims description 31
- 238000010168 coupling process Methods 0.000 claims description 20
- 238000005859 coupling reaction Methods 0.000 claims description 20
- 238000000034 method Methods 0.000 claims description 16
- 239000000758 substrate Substances 0.000 claims description 13
- 230000008878 coupling Effects 0.000 claims description 11
- 230000005540 biological transmission Effects 0.000 claims description 9
- 230000007423 decrease Effects 0.000 claims description 3
- 230000003111 delayed effect Effects 0.000 claims 1
- IYZWUWBAFUBNCH-UHFFFAOYSA-N 2,6-dichlorobiphenyl Chemical compound ClC1=CC=CC(Cl)=C1C1=CC=CC=C1 IYZWUWBAFUBNCH-UHFFFAOYSA-N 0.000 description 12
- 230000001939 inductive effect Effects 0.000 description 8
- 239000002184 metal Substances 0.000 description 3
- 230000009471 action Effects 0.000 description 2
- 210000001520 comb Anatomy 0.000 description 2
- 238000004891 communication Methods 0.000 description 2
- 230000006866 deterioration Effects 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000004088 simulation Methods 0.000 description 2
- 238000010420 art technique Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000000593 degrading effect Effects 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 238000006073 displacement reaction Methods 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 239000011347 resin Substances 0.000 description 1
- 229920005989 resin Polymers 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0216—Reduction of cross-talk, noise or electromagnetic interference
- H05K1/0228—Compensation of cross-talk by a mutually correlated lay-out of printed circuit traces, e.g. for compensation of cross-talk in mounted connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01R—ELECTRICALLY-CONDUCTIVE CONNECTIONS; STRUCTURAL ASSOCIATIONS OF A PLURALITY OF MUTUALLY-INSULATED ELECTRICAL CONNECTING ELEMENTS; COUPLING DEVICES; CURRENT COLLECTORS
- H01R13/00—Details of coupling devices of the kinds covered by groups H01R12/70 or H01R24/00 - H01R33/00
- H01R13/646—Details of coupling devices of the kinds covered by groups H01R12/70 or H01R24/00 - H01R33/00 specially adapted for high-frequency, e.g. structures providing an impedance match or phase match
- H01R13/6461—Means for preventing cross-talk
- H01R13/6464—Means for preventing cross-talk by adding capacitive elements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01R—ELECTRICALLY-CONDUCTIVE CONNECTIONS; STRUCTURAL ASSOCIATIONS OF A PLURALITY OF MUTUALLY-INSULATED ELECTRICAL CONNECTING ELEMENTS; COUPLING DEVICES; CURRENT COLLECTORS
- H01R13/00—Details of coupling devices of the kinds covered by groups H01R12/70 or H01R24/00 - H01R33/00
- H01R13/646—Details of coupling devices of the kinds covered by groups H01R12/70 or H01R24/00 - H01R33/00 specially adapted for high-frequency, e.g. structures providing an impedance match or phase match
- H01R13/6461—Means for preventing cross-talk
- H01R13/6467—Means for preventing cross-talk by cross-over of signal conductors
- H01R13/6469—Means for preventing cross-talk by cross-over of signal conductors on substrates
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/16—Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor
- H05K1/165—Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor incorporating printed inductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01R—ELECTRICALLY-CONDUCTIVE CONNECTIONS; STRUCTURAL ASSOCIATIONS OF A PLURALITY OF MUTUALLY-INSULATED ELECTRICAL CONNECTING ELEMENTS; COUPLING DEVICES; CURRENT COLLECTORS
- H01R24/00—Two-part coupling devices, or either of their cooperating parts, characterised by their overall structure
- H01R24/60—Contacts spaced along planar side wall transverse to longitudinal axis of engagement
- H01R24/62—Sliding engagements with one side only, e.g. modular jack coupling devices
- H01R24/64—Sliding engagements with one side only, e.g. modular jack coupling devices for high frequency, e.g. RJ 45
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0296—Conductive pattern lay-out details not covered by sub groups H05K1/02 - H05K1/0295
- H05K1/0298—Multilayer circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/16—Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor
- H05K1/162—Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor incorporating printed capacitors
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09218—Conductive traces
- H05K2201/09236—Parallel layout
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10007—Types of components
- H05K2201/10189—Non-printed connector
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S439/00—Electrical connectors
- Y10S439/941—Crosstalk suppression
Abstract
A connector is provided for simultaneously improving both the NEXT high frequency performance when low crosstalk plugs are used and the NEXT low frequency performance when high crosstalk plugs are used. The connector includes a first compensation structure provided on an inner metalized layer of the PCB at a first stage area of the PCB, and a second compensation structure, provided at a second stage area of the PCB, for increasing compensation capacitance with increasing frequency.
Description
NEXT HIGH FREQUENCY IMPROVEMENT BY USING
FREQUENCY DEPENDENT EFFECTIVE CAPACITANCE
BACKGROUND OF THE INVENTION
Field of the Invention [001] The present invention relates to near-end crosstalk (NEXT) compensation in connectors and, more particularly, to a technique of canceling or reducing NEXT in a multi-stage compensated system by providing frequency dependent effective capacitance.
Discussion of the Related Art [002] Noise or signal interference between conductors in a connector is known as crosstalk. Crosstalk is a common problem in communication devices using connectors. Particularly, in a communication system where a modular plug often used with a computer is to mate with a modular jack, the electrical wires (conductors) within the jack and/or plug produce near-end crosstalk (NEXT), i.e., a crosstalk over closely-positioned wires over a short distance. A plug, due to its configuration or to the manner in which cordage is terminated to it, can produce a high crosstalk or a low crosstalk.
A plug with a high crosstalk is herein referred to as a high crosstalk plug, and a plug with a low crosstalk is herein referred to as a low crosstalk plug.
FREQUENCY DEPENDENT EFFECTIVE CAPACITANCE
BACKGROUND OF THE INVENTION
Field of the Invention [001] The present invention relates to near-end crosstalk (NEXT) compensation in connectors and, more particularly, to a technique of canceling or reducing NEXT in a multi-stage compensated system by providing frequency dependent effective capacitance.
Discussion of the Related Art [002] Noise or signal interference between conductors in a connector is known as crosstalk. Crosstalk is a common problem in communication devices using connectors. Particularly, in a communication system where a modular plug often used with a computer is to mate with a modular jack, the electrical wires (conductors) within the jack and/or plug produce near-end crosstalk (NEXT), i.e., a crosstalk over closely-positioned wires over a short distance. A plug, due to its configuration or to the manner in which cordage is terminated to it, can produce a high crosstalk or a low crosstalk.
A plug with a high crosstalk is herein referred to as a high crosstalk plug, and a plug with a low crosstalk is herein referred to as a low crosstalk plug.
[003] U.S. Patent No. 5,997,358 issued to Adriaenssens et al.
(hereinafter "the '358 patent") describes a two-stage scheme for compensating such NEXT.
Further, the subject matters of U.S. Patent Nos.
5,915,989; 6,042,427; 6,050,843; and 6,270,381 are also relevant as background.
(hereinafter "the '358 patent") describes a two-stage scheme for compensating such NEXT.
Further, the subject matters of U.S. Patent Nos.
5,915,989; 6,042,427; 6,050,843; and 6,270,381 are also relevant as background.
[004] The '358 patent reduces the NEXT (original crosstalk) between the electrical wire pairs of a modular plug by adding a fabricated or artificial crosstalk, usually in the jack, at two stages, thereby canceling the crosstalks or reducing the overall crosstalk for the plug-jack combination. The fabricated crosstalk is referred to herein as a compensation crosstalk. This idea is typically implemented using capacitive and/or inductive compensation in two stages. This idea can be realized, for example, by crossing the path of one of the conductors of one of the pairs of a pair combination to be compensated, within the connector twice, thereby providing two stages of NEXT compensation. This scheme is more efficient at reducing the NEXT than a scheme whereby the compensation is added at a single stage, especially when, as is usually the case, the compensation can not be introduced except after a time delay.
[OM Although effective, the NEXT compensating scheme of the '358 patent suffers a drawback in that the NEXT margin relative to the Telecommunications Industry Association (TIA) limit line deteriorates at low frequency (below approximately 100 MHz) when a high crosstalk plug is used with the jack, and at high frequency (beyond approximately 250 MHz) when a low crosstalk plug is used with the jack. More specifically, when the net compensation crosstalk in a two-stage compensated jack is less than the original crosstalk (i.e. when a high crosstalk plug is inserted into the jack), the plug-jack combination is said to be under-compensated, and the resultant NEXT frequency characteristic will build-up to a peak at low frequencies before a null sets in at a frequency point determined by the inter-stage delays and the magnitudes of the compensating stages. Then the slope of the NEXT magnitude frequency response changes from a shallow slope before the null to a steep slope after the null, thereby causing the NEXT to deteriorate rapidly at high frequencies, i.e., at frequencies beyond these nulls.
10061 On the other hand, when the net compensation crosstalk in such a jack is more than the original crosstalk (i.e. when a low crosstalk plug is inserted), the plug-jack combination is said to be over-compensated, and the resultant NEXT frequency characteristic will not have a null, but the slope of the NEXT frequency characteristic will gradually increase tending towards 60dB/decade at very high frequencies, far exceeding the TIA limit slope of 20 dB/decade.
10071 Thus, while the low frequency margin (low frequency performance of the connector), when a high crosstalk plug is used with the jack, can be improved by increasing the compensation level, such an action would lead to further deterioration of the high frequency margin (high frequency performance of the connector) when a low crosstalk plug is used with the jack. Conversely, while the high frequency margin, when a low crosstalk plug is used with the jack, can be improved by decreasing the compensation level, such an action would lead to further deterioration of the low frequency margin when a high crosstalk plug is used with the jack.
pm Therefore, there exists a need for a technique capable of simultaneously reducing or canceling NEXT at high frequencies when low crosstalk plugs are used, and at low frequencies when high crosstalk plugs are used.
SUMMARY OF THE INVENTION
10091 The present invention overcomes the problems and limitations of the related art techniques of reducing NEXT in connectors. Particularly, the present invention provides a multi-stage crosstalk compensation scheme in which the resultant capacitive coupling is biased in such a way as to reduce the overall compensation level as the frequency increases, thereby improving significantly the high frequency NEXT performance of the connector without degrading the low frequency NEXT performance. This is achieved by providing a first stage compensation structure that has a relatively flat effective capacitance response as the frequency increases, while providing a second stage compensation structure that has an increasing effective capacitance response as the frequency increases.
[010) The present invention improves both the low frequency (e.g., 1 -100 MHz) crosstalk performance and the high frequency (e.g., 250 -500MHz; or 500MHz and greater) crosstalk performance of modular outlets and panels.
[0111 These and other objects of the present application will become more readily apparent from the detailed description given hereinafter.
However, it should be understood that the detailed description and specific examples, while indicating preferred embodiments of the invention, are given by way of illustration only, since various changes and modifications within the spirit and scope of the invention will become apparent to those skilled in the art from this detailed description.
BRIEF DESCRIPTION OF THE DRAWINGS
[012) The present invention will become more fully understood from the detailed description given hereinbelow and the accompanying drawings which are given by way of illustration only, and thus are not limitative of the present invention and wherein:
[0131 Fig. 1 shows a series inductor-capacitor combination structure used in the present invention;
[0141 Fig. 2 is a perspective view of a simplified printed circuit board (PCB) showing an example of how the series inductor-capacitor combination of Fig 1 can be implemented according to a first embodiment of the present invention;
[0151 Fig. 3 is a graph showing a simulated example of the effective capacitance v. frequency response of the PCB structure shown in Fig. 2;
(016) Fig. 4A is a side view of a connector according to the first embodiment of the present invention;
CO in Fig. 4B is a top plan view of the PCB and NEXT compensation elements of Fig. 4A according to the first embodiment of the present invention;
[0181 Fig. 5 shows an example of the structure of an interdigital capacitor according to a second embodiment of the present invention;
[0191 Fig. 6 is a graph showing a simulated example of the effective capacitance v. frequency response of interdigital capacitors with different length/width ratios;
[020] Fig. 7A is a side view of a connector according to the second embodiment of the present invention;
[021] Fig. 7B is a top plan view of the PCB and NEXT compensation elements of Fig. 7A according to the second embodiment of the present invention;
[0221 Fig. 8 is a perspective view of a simplified PCB showing how the series inductor-capacitor combination of Fig. 1 can be implemented according to a third embodiment of the present invention;
[023] Fig. 9 is an example of a folded elongated interdigital capacitor according to a fourth embodiment of the present invention;
[024] Fig. 10 is a perspective view of a simplified PCB showing how the series inductor-capacitor combination of Fig. 1 can be implemented according to a fifth embodiment of the present invention;
(025] Fig. 11 is a graph comparing, as an example, the effective capacitance v. frequency responses of the NEXT compensated PCBs of the various embodiments of the present invention;
[026] Fig. 12A is a side view of a connector according to a sixth embodiment of the present invention; and [027] Fig. 12B is a top plan view of the PCB and NEXT compensation elements of Fig. 10A according to the sixth embodiment of the present invention.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
[023] Reference will now be made in detail to the preferred embodiments of the present invention, examples of which are illustrated in the accompanying drawings. In the present application, a 'stage' is referred to a place of compensation, which occurs at a compensation delay point.
The present invention provides various configurations of printed circuit boards (PCBs) which can replace the printed wiring board of Fig. 7A in the '358 patent.
[029] The present invention provides a compensation structure at a second stage of a multi-stage NEXT compensation system for a connector.
This second stage has an increasing effective capacitance response as the frequency increases. This can be achieved by using a series inductor(L)-capacitor(C) combination structure, a high length/width ratio interdigital capacitor, an elongated folded interdigital capacitor, or an open-circuited transmission lines in a connector, according to the different embodiments of the present invention.
10301 Fig. 1 shows a series L-C combination structure according to a first embodiment of the present invention. The equation for the effective capacitance (Ceff) for this series L-C combination structure is as follows:
Ceff . 1- (21)2 LC
where f is the frequency, C represents the capacitance of the capacitor, and L represents the inductance of the inductor. As can be seen from this equation, the effective capacitance Ceff increases with frequency at frequencies that are less than the resonant frequency fres of the series L-C
combination. The resonant frequency free is defined as follows:
f. = 2n- jz,-[031) According to the present invention, L and C are chosen such that the resonant frequency fres occurs above the highest operating frequency of the bandwidth of interest. This allows the effective capacitance to increase as the frequency increases up to the resonant frequency fres.
1032] Fig. 2 is a perspective view of a simplified PCB showing how the series L-C combination structure of Fig. 1 is implemented according to a first embodiment of the present invention. As shown in Fig. 2, the series L-C combination structure of Fig. 1 is provided with a PCB. Here, details of the printed circuits are not shown. The inductor L in this example is implemented with a spiral inductor having a spiral structure residing on a top surface of the PCB. The capacitor C in this example is implemented with a capacitor structure composed of two interdigital capacitors electrically in parallel to each other residing at inner layers of the PCB. An interdigital capacitor is a capacitor having a co-planar arrangement of two inter-meshed metal combs each at a different potential, and is known. The capacitor C is electrically connected to the inductor L through a conductive via 8 such as a plated through hole. Note that for the purpose of the first embodiment of this invention, the series capacitor of Fig. 1 can also be implemented using a simple parallel plate capacitor configured on two layers of the PCB.
10331 Fig. 3 is a graph showing a simulated example of the effective capacitance v. frequency response of the PCB structure shown in Fig. 2.
This graph is simulated by using a known simulation software "hfss" offered by Ansoft, Inc. With the capacitance values normalized to 1 pF at 100 MHz, the graph shows that the effective capacitance of the PCB shown in Fig. 2 increases as the frequency increases. A similar response exists had the capacitor been a simple parallel plate capacitor.
10341 Figures 4A and 4B demonstrate how to apply the series L-C
combination structure in this example to compensate for the 1-3 pair NEXT
in a connector, according to the first embodiment. Fig. 4A is a side view of a connector according to the first embodiment of the present invention, and Fig. 4B is a top plan view of the PCB and NEXT compensation elements of Fig. 4A according to the first embodiment of the present invention.
[0351 Referring to Figs. 4A and 4B, the connector includes spring contacts 30 having crossovers 14, and a PCB 10. A plug 20 is to mate with the connector. The plug 20 can be a modular plug such as one used at the end of a phone line or a patch cord used to connect a personal computer to a wall outlet. The contacts 30 can be soldered or press-fitted into plated-through holes 32 located at the appropriate portions of the PCB 10 and can be spring wire contacts. Moreover, the contacts 30 have a current carrying portion 30b and a non-current carrying portion 30a, where a boundary BD
between these portions 30a and 30b are indicated in Fig. 4A. The contacts 30 and the PCB 10 can be housed in a housing such as a modular jack, so that when the plug 20 enters the jack, the electrical contacts on the plug 20 mate with the electrical contacts on the PCB 10 via the contacts 30.
[036] The PCB 10 is a multi-layered board made of resin or other material known suitable as a PCB material. In this example, the PCB 10 is composed of three substrates (S1-S3) and four metalized layers (ML1-ML4) alternatingly stacked up. More specifically, the substrates and the metalized layers are stacked up in the following order (from top to bottom):
ML1, s1, ML2, S2, ML3, S3, and ML4. The metalized layers ML1-ML4 each represent metal conductive patterns formed on the upper surface of the substrate directly below the corresponding metalized layer. Certain parts of the metalized layers are interconnected with each other for electrical connection through one or more conductive vias 32 such as plated through holes. The spring contacts 30 as shown are formed above the first metalized layer ML1.
[037] The spring contacts 30 can be a plurality of wire pairs P, each wire pair P including contacts designated as a ring (r) and a tip (t). In Fig.
4B, four pairs are provided and they are (t1, rl), (t2, r2), (t3, r3), and (t4, r4).
The ring is known to be a negatively polarized conductor and the tip is known to be a positively polarized conductor.
[038] First and second pairs of interdigital capacitors 40a and 40b that act as capacitive compensation for the first stage NEXT compensation and are formed respectively on or as part of the second and third metalized layers ML2 and ML3 of the PCB 10. In this example, the jack springs in a section 30b are arranged after the cross-over at 14 to contribute inductive compensation also as part of the first stage compensation. The first pair of interdigital capacitors 40a on the layer ML2 is duplicated on the layer ML3 as the second pair of capacitors 40b. The first pair,of interdigital capacitors 40a is made up of capacitors 40ai and 40a2 both disposed on the layer ML2.
The second pair of interdigital capacitors 40b is made up of capacitors 40bi and 40b2 both disposed on the layer ML3. The ends of the first capacitor 40ai in the first pair are in electrical contact with the rings r3 and r 1 respectively through a pair of plated through holes 48a and 48b. The ends of the second capacitor 40a2 in the first pair are in electrical contact with the tips tl and t3 respectively through a pair of plated through holes 48c and 48d. The second pair of interdigital capacitors 40b are capacitors 40bi and 40b2 both disposed on the layer ML3 in the same manner as the first pair of interdigital capacitors 40a. Through plated through holes 48a and 48b, the capacitors 40ai and 40b1 are electrically connected in parallel.
Similarly, through plated through holes 48c and 48d, the capacitors 40a2 and 40b2 are electrically connected in parallel.
[039] Furthermore, series L-C combination structures that act as second stage NEXT compensation structures are provided at the PCB 10.
The first series L-C combination structure includes a spiral inductor 44 and first and second interdigital capacitors 46a and 46b. The spiral inductor 44 is disposed on or above the first metalized layer ML1, whereas the first and second interdigital capacitors 46a and 46b are disposed respectively on the second and third metalized layers ML2 and ML3. In the similar manner, the second series L-C combination structure includes a spiral inductor 54 and third and fourth interdigital capacitors 56a and 56b. The spiral inductor 54 is disposed on or above the first metalized layer ML1, whereas the third and fourth interdigital capacitors 56a and 56b are disposed respectively on the second and third metalized layers ML2 and ML3. In this example, the first and third capacitors 46a and 56a on the layer ML2 are duplicated on the layer ML3 as the second and fourth capacitors 46b and 56b, respectively.
Through plated through holes 33a and 32c, the capacitors 46a and 46b are connected electrically in parallel. Through plated through holes 33b and 32f, the capacitors 56a and 56b are connected electrically in parallel.
[040] In the present application, "duplicated" with respect to the compensation capacitors means identically copied on all the designated metalized layers. For instance, the capacitors 40a would have the identical shape and size and would be vertically aligned with the capacitors 40b. The reason for duplicating the interdigital capacitors is to increase the capacitance without having to increase the foot-print (surface coverage).
Also larger foot-print interdigital capacitors could be used without the need for this duplication. On the other hand, if the printed circuit board was constructed with more metalized layers, the interdigital capacitors can be duplicated on more than two metalized layers to make the foot-print even smaller if desired. Note that within the spirit of the first embodiment, parallel plate capacitors could be used in place of the interdigitated capacitors 46a, 46b, 56a and 56b. Also the first stage capacitors 40a and 40b could also have been parallel plate capacitors, as used in, e.g., Fig 10 to be discussed later.
[041] The inductor 44 is connected in series with each of the first and second interdigital capacitors 46a and 46b through the plated through hole 33a. One end of the inductor 44 is electrically connected to the tip t3 through a plated through hole 32b. One end of each of the first and second capacitors 46a and 46b is electrically connected to the ring r 1 through the plated through hole 32c. In a similar manner, the inductor 54 is connected in series with each of the third and fourth interdigital capacitors 56a and 56b through the conductive via 33b. One end of the inductor 54 is electrically connected to the tip tl through a plated through hole 32e. One end of each of the third and fourth capacitors 56a and 56b is electrically connected to the ring r3 through the plated through hole 32f.
10421 According to the present invention, the use of the series L-C
combination structures for the second stage NEXT compensation of a two stage compensation approach, which is shown in this is example for the 1-3 pair combination, improves performance at high frequencies if the plug 20 is a low crosstalk plug and improves performance at low frequencies if the plug 20 is a high crosstalk plug. An explanation on how this works is as follows.
[043] NEXT is attributed to two factors: capacitive coupling and inductive coupling. The close proximity of two wires creates capacitive coupling, whereas the current flowing through these wires creates inductive coupling. Thus, the plug 20 introduces both the capacitive coupling and inductive coupling as it mates with the contacts 30. Both these factors add to generate near end crosstalk or NEXT.
[044] To reduce or compensate for the NEXT, two stages of compensation are generally used. The first stage is phased in opposition to the plug NEXT while the second stage is phased in the same direction of the plug NEXT. This is known and disclosed in the '358 patent. The direction of the compensation relative to that of the plug is illustratively shown as arrows V1 to V5 in Fig. 4A.
[045] Also, crosstalk generated at the far end of a connector is called FEXT. To compensate for this parameter, some portion of the normal NEXT
compensation must include an inductive component. This component is part of the first stage of the two stage compensator described here. This occurs in the section 30b of the jack spring wires just beyond the crossover 14. In this region of compensation, the compensation is relatively stable with frequency.
[0461 A significant part of the first stage compensation for NEXT is capacitive compensation and is provided by using the capacitors 40a and 40b. In Figs. 4A and 4B, this part of the first stage is at a minimal delay from the original crosstalk, being at a portion of the PCB 10 where electrically it is directly connected, via the non-current carrying portion 30a of the contacts 30, to where the contacts of the plug 20 intercept the contacts 30. The net first stage compensation which is the capacitive portion before crossover 14 plus the inductive portion just beyond the crossover 14 is in opposition to the crosstalk generated in the plug. The second stage is at a further delay from the first stage, being at a portion of the PCB 10, which is at some distance from where the contacts of the plug 20 intercept the contacts 30 via the current carrying portion 30b of the contacts 30. It has a compensation direction which is in the same direction of the plug crosstalk.
[0471 The interdigital capacitors 40a and 40b are placed on the inner metalized layers as part of the first stage. The series 14-C combination structures are placed at the second stage. The magnitude of the first stage compensation, which is mostly capacitive and without an added series inductive element, is made relatively flat with frequency. The second stage capacitive compensation, on the other hand, is made to increase with frequency by placing the series L-C combination structures in the PCB
layers. As a result, the net compensation crosstalk (fabricated crosstalk) of the connector, which is comprised of the first stage compensation crosstalk minus the second stage compensation crosstalk, declines with increasing frequency. In other words, the net compensation crosstalk becomes variable depending on the frequency, such that the present invention provides a lower-level of compensation crosstalk at a high frequency than would normally exist without the series inductor in place. This minimizes crosstalk over-compensation in the connector at high frequencies. Also the frequency dependent compensation provides a higher-level of compensation crosstalk at a low frequency to minimize crosstalk under-compensation at low frequencies in the connector. By providing the low-level compensation crosstalk at a high frequency, the present invention improves the high frequency margin of the connector when a low crosstalk plug is inserted into the jack. On the other hand, by providing the high-level compensation crosstalk at a low frequency, the present invention improves the low frequency margin of the connector when a high crosstalk plug is inserted into the jack.
[048] Another method of achieving an increase in effective capacitance with an increase in frequency is to exploit the self resonance characteristic of an interdigital capacitor described in an article entitled "Interdigital Capacitors and their Application to Lump-element Microwave Integrated Circuits" by Gary D. Alley, IEEE Transactions on Microwave Theory and Techniques, Vol. MTT-18, No. 12, Dec. 1970, pp.1028-1033. In the article Alley teaches that an interdigital capacitor exhibits self resonance at a frequency determined by its length-to-width ratio.
[049] As shown in Fig. 5, an interdigital capacitor 70 includes first and second combs 70a and 70b that are intermeshed with each other, and terminals 72. The length (L) and width (W) of the interdigital capacitor is defined as shown. As the length-to-width ratio (L/W) of the interdigital capacitor increases, the frequency at which it exhibits self resonance decreases. This is manifested in a higher rate of increase in effective capacitance throughout the bandwidth of interest provided that the frequency of resonance remains above that bandwidth. This is shown in Fig. 6, which is a graph showing the effective capacitance v. frequency response of interdigital capacitors with different L/W ratios. This graph shows the result of simulation by the software "hfss" offered by Ansoft, Inc.
and compares the frequency dependence of different interdigital capacitor geometries as well as the parallel plate capacitor. As shown in Fig. 6, an elongated interdigital capacitor having the L/W ratio of 10.39 has the highest rate of increase in effective capacitance with respect to an increase in frequency, in comparison with interdigital capacitors with the L/W ratios of 1.27 and 0.195 and in comparison with a parallel plate type capacitor. All responses in the graph are normalized to lpf at 100 MHz for this comparison.
[050] The self resonance characteristic of an elongated interdigital capacitor discussed above is used to provide NEXT compensation in a multi-stage compensation system according to the second embodiment of the present invention. Fig. 7A is a side view of a connector according to this second embodiment of the present invention, and Fig. 7B is a top plan view of the PCB and NEXT compensation elements of Fig. 7A. The second embodiment is identical to the first embodiment, except that different types of NEXT compensation elements are used. Particularly, the first stage compensation capacitors are implemented using first and second parallel plate capacitors 50 and 51, and the second stage compensation elements are implemented using a first pair of elongated interdigital capacitors 57a and 58a and a second pair of elongated interdigital capacitors 57b and 58b.
A parallel plate capacitor is a capacitor composed of two parallel metal plates each at a different potential, and is known.
[051] The two plates (50a and 50b in Fig. 7A) of the first parallel plate capacitor 50 are respectively formed on the second and third metalized layers ML2 and ML3. In the same manner, the two plates of the second parallel plate capacitor 51 are respectively formed on the second and third metalized layers ML2 and ML3. The plate 50a of the capacitor 50 is connected to the ring r 1 through the plated through hole 48b. The plate 50b of the capacitor 50 is connected to the ring r3 through the plated through hole 48a. Similarly, the plate 51a of the second parallel plate capacitor 51 is connected to the tip t 1 through the plated through hole 48c and the plate 51b of the capacitor 51 is connected to the tip t3 through the plated through hole 48d.
[052] The first pair of elongated interdigital capacitors 57a and 58a are formed as part of the meta1i7ed layer ML2, and the second pair of elongated interdigital capacitors 57b and 58b are formed as part of the third metalized layer ML3. One end of each of the elongated capacitors 57a and 57b is electrically connected to the ring r 1 through the plated through hole 32c, whereas the other end of each of the elongated capacitors 57a and 57b is electrically connected to the tip t3 through the plated through hole 32b.
Therefore, the interdigital capacitors 57a and 57b are electrically placed in parallel, to achieve higher capacitance. In the similar manner, one end of each of the elongated capacitors 58a and 58b is electrically connected to the ring r3 through the plated through hole 32f, whereas the other end of each of the elongated capacitors 58a and 58b is electrically connected to the tip t 1 through the plated through hole 32e. Therefore the capacitors 58a and 58b are electrically placed in parallel to achieve higher capacitance.
(0531 Accordingly, the magnitude of the first stage compensation capacitive coupling is made relatively flat with frequency by placing the parallel plate capacitors at the first stage of the connector. The second stage compensation capacitive coupling is made to increase with frequency by placing the elongated interdigital capacitors with large L/W ratios at the second stage of the connector. As a result, the net compensation crosstalk of the connector declines with the increase of frequency.
[054] In a third embodiment of the present invention, the methods of the first and second embodiments are combined. Particularly, in the third embodiment, the second stage compensation elements are implemented using a series L-C combination structure, where this structure as shown in, e.g., Fig. 8, includes a spiral inductor 72 connected in series with an elongated interdigital capacitor 74 with a large L/W ratio and disposed at the PCB 10. In other words, the connector of the third embodiment is identical to the connector of the first embodiment shown in Figs. 4A and 4B, except that each of the second stage interdigital capacitors 46a, 46b, 56a and 56b is elongated to have a large L/W ratio.
[055] In a forth embodiment and a fifth embodiment of the present invention, the method of the second and third embodiments can be implemented respectively using a folded elongated interdigital capacitor in place of the high aspect ratio interdigital capacitor shown in Fig 8. An example of a folded elongated interdigital capacitor is shown in an exploded view in Figure 9.
[056] More specifically, in the fourth embodiment, the two regular elongated interdigital capacitors 57a and 57b formed respectively at the metalized layers ML2 and ML3 of the PCB as shown in Figs. 7A and 7B of the second embodiment are replaced with one folded elongated interdigital capacitor with its layers provided at the metalized layers ML2 and ML3 as indicated in Fig. 9. In the same manner, the two regular elongated interdigital capacitors 58a and 58b formed respectively at the metalized layers ML2 and ML3 of the PCB as shown in Figs. 7A and 7B of the second embodiment are replaced with one folded elongated interdigital capacitor with its layers provided at the metalized layers ML2 and ML3 as indicated in Fig. 9.
[057] The fifth embodiment is identical to the third embodiment, except that the regular elongated interdigital capacitor 74 shown in Fig. 8 of the third embodiment is replaced with a folded elongated interdigital capacitor 78 as shown as Fig. 10. This folded elongated interdigital capacitor 78 has the same structure as the folded elongated interdigital capacitor shown in Fig. 9. Since the third embodiment is identical to the first embodiment shown in Figs. 4A and 4B, except for the use of the elongated interdigital capacitors shown in Figs. 7A and 7B, the fifth embodiment simply is identical to the first embodiment shown in Figs. 4A
and 4B, except that the interdigital capacitors 46a, 46b, 56a and 56b are replaced with the folded elongated interdigital capacitors having large L/W
ratios.
=
[0581 More specifically, in the fifth embodiment, the two regular interdigital capacitors 46a and 46b formed respectively at the metalized layers ML2 and ML3 of the PCB as shown in Figs. 4A and 4B of the first embodiment are replaced with one folded elongated interdigital capacitor with its layers provided at the first and second metalized layers ML1 and ML2 (e.g., as indicated in Fig. 9). In the same manner, the two regular interdigital capacitors 56a and 56b formed respectively at the metalized layers ML2 and ML3 of the PCB as shown in Figs. 4A and 4B of the second embodiment are replaced with one folded elongated interdigital capacitor with its layers provided at the metalized layers ML2 and ML3.
[059] Fig. 11 is a graph comparing, as an example, the effective capacitance v. frequency responses of the first, forth and fifth embodiments of the present invention. This graph shows the result of simulation produced by the software "hfss" offered by Ansoft, Inc. and all responses in the graph are normalized to 1pf at 100 MHz for this comparison. As shown in Fig. 11, the combination of the spiral inductor and the folded elongated interdigital capacitor connected in series at the second stage according to the fifth embodiment (response 80) yields an effective capacitance increase with frequency that is higher than what would be obtained with the compensation schemes according to the first embodiment (response 81), or fourth embodiment (response 82).
[060] Fig. 12A is a side view of a connector according to a sixth embodiment of the present invention, and Fig. 12B is a top plan view of the PCB and NEXT compensation elements of Fig. 12B. As shown in Figs. 12A
and 10B, this sixth embodiment is identical to the second embodiment, except that open-circuited transmission lines 92 (92a, 92b, 92c and 92d) are used as the second stage compensation elements. In this case the first stage compensation capacitors are implemented using the parallel plate capacitors 50 and 51 as in the second embodiment, and the second stage capacitive compensation elements are implemented using the open-circuited transmission lines 92 on the second metalized layer ML2 at the PCB 10.
Resonance in this embodiment occurs at the frequency where the length of the transmission line 92 becomes equal to a quarter wavelength at the resonant frequency.
[061] Although four layered PCB structures are illustrated, it should be readily apparent that any other number of PCB substrates and/or metalized layers may be used for the PCB(s). The resultant connector of the present invention can be associated with housings, insulation displacement connectors, jack spring contacts, etc. Also, the various configurations and features of the above embodiments may be combined or replaced with those of other embodiments. Where the capacitors of interdigital type are used, plate capacitors or discreet capacitors may be used instead. Also, the inductors can be implemented using geometries other than the circular spiral shown in Fig. 4B, such as oval spiral, square spiral, rectangular spiral, solenoid, or discreet inductors. Wherever the interdigital capacitors are used, such capacitors can be duplicated with respect to the corresponding other interdigital capacitors. In one connector, some of the interdigital capacitors can be implemented on a single metalized layer or on several meta I i zed layers.
[062] Although the present invention has been explained by the embodiments shown in the drawings described above, it should be understood to the ordinary skilled person in the art that the invention is not limited to the embodiments, but rather that various changes or modifications thereof are possible without departing from the scope of the invention.
[OM Although effective, the NEXT compensating scheme of the '358 patent suffers a drawback in that the NEXT margin relative to the Telecommunications Industry Association (TIA) limit line deteriorates at low frequency (below approximately 100 MHz) when a high crosstalk plug is used with the jack, and at high frequency (beyond approximately 250 MHz) when a low crosstalk plug is used with the jack. More specifically, when the net compensation crosstalk in a two-stage compensated jack is less than the original crosstalk (i.e. when a high crosstalk plug is inserted into the jack), the plug-jack combination is said to be under-compensated, and the resultant NEXT frequency characteristic will build-up to a peak at low frequencies before a null sets in at a frequency point determined by the inter-stage delays and the magnitudes of the compensating stages. Then the slope of the NEXT magnitude frequency response changes from a shallow slope before the null to a steep slope after the null, thereby causing the NEXT to deteriorate rapidly at high frequencies, i.e., at frequencies beyond these nulls.
10061 On the other hand, when the net compensation crosstalk in such a jack is more than the original crosstalk (i.e. when a low crosstalk plug is inserted), the plug-jack combination is said to be over-compensated, and the resultant NEXT frequency characteristic will not have a null, but the slope of the NEXT frequency characteristic will gradually increase tending towards 60dB/decade at very high frequencies, far exceeding the TIA limit slope of 20 dB/decade.
10071 Thus, while the low frequency margin (low frequency performance of the connector), when a high crosstalk plug is used with the jack, can be improved by increasing the compensation level, such an action would lead to further deterioration of the high frequency margin (high frequency performance of the connector) when a low crosstalk plug is used with the jack. Conversely, while the high frequency margin, when a low crosstalk plug is used with the jack, can be improved by decreasing the compensation level, such an action would lead to further deterioration of the low frequency margin when a high crosstalk plug is used with the jack.
pm Therefore, there exists a need for a technique capable of simultaneously reducing or canceling NEXT at high frequencies when low crosstalk plugs are used, and at low frequencies when high crosstalk plugs are used.
SUMMARY OF THE INVENTION
10091 The present invention overcomes the problems and limitations of the related art techniques of reducing NEXT in connectors. Particularly, the present invention provides a multi-stage crosstalk compensation scheme in which the resultant capacitive coupling is biased in such a way as to reduce the overall compensation level as the frequency increases, thereby improving significantly the high frequency NEXT performance of the connector without degrading the low frequency NEXT performance. This is achieved by providing a first stage compensation structure that has a relatively flat effective capacitance response as the frequency increases, while providing a second stage compensation structure that has an increasing effective capacitance response as the frequency increases.
[010) The present invention improves both the low frequency (e.g., 1 -100 MHz) crosstalk performance and the high frequency (e.g., 250 -500MHz; or 500MHz and greater) crosstalk performance of modular outlets and panels.
[0111 These and other objects of the present application will become more readily apparent from the detailed description given hereinafter.
However, it should be understood that the detailed description and specific examples, while indicating preferred embodiments of the invention, are given by way of illustration only, since various changes and modifications within the spirit and scope of the invention will become apparent to those skilled in the art from this detailed description.
BRIEF DESCRIPTION OF THE DRAWINGS
[012) The present invention will become more fully understood from the detailed description given hereinbelow and the accompanying drawings which are given by way of illustration only, and thus are not limitative of the present invention and wherein:
[0131 Fig. 1 shows a series inductor-capacitor combination structure used in the present invention;
[0141 Fig. 2 is a perspective view of a simplified printed circuit board (PCB) showing an example of how the series inductor-capacitor combination of Fig 1 can be implemented according to a first embodiment of the present invention;
[0151 Fig. 3 is a graph showing a simulated example of the effective capacitance v. frequency response of the PCB structure shown in Fig. 2;
(016) Fig. 4A is a side view of a connector according to the first embodiment of the present invention;
CO in Fig. 4B is a top plan view of the PCB and NEXT compensation elements of Fig. 4A according to the first embodiment of the present invention;
[0181 Fig. 5 shows an example of the structure of an interdigital capacitor according to a second embodiment of the present invention;
[0191 Fig. 6 is a graph showing a simulated example of the effective capacitance v. frequency response of interdigital capacitors with different length/width ratios;
[020] Fig. 7A is a side view of a connector according to the second embodiment of the present invention;
[021] Fig. 7B is a top plan view of the PCB and NEXT compensation elements of Fig. 7A according to the second embodiment of the present invention;
[0221 Fig. 8 is a perspective view of a simplified PCB showing how the series inductor-capacitor combination of Fig. 1 can be implemented according to a third embodiment of the present invention;
[023] Fig. 9 is an example of a folded elongated interdigital capacitor according to a fourth embodiment of the present invention;
[024] Fig. 10 is a perspective view of a simplified PCB showing how the series inductor-capacitor combination of Fig. 1 can be implemented according to a fifth embodiment of the present invention;
(025] Fig. 11 is a graph comparing, as an example, the effective capacitance v. frequency responses of the NEXT compensated PCBs of the various embodiments of the present invention;
[026] Fig. 12A is a side view of a connector according to a sixth embodiment of the present invention; and [027] Fig. 12B is a top plan view of the PCB and NEXT compensation elements of Fig. 10A according to the sixth embodiment of the present invention.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
[023] Reference will now be made in detail to the preferred embodiments of the present invention, examples of which are illustrated in the accompanying drawings. In the present application, a 'stage' is referred to a place of compensation, which occurs at a compensation delay point.
The present invention provides various configurations of printed circuit boards (PCBs) which can replace the printed wiring board of Fig. 7A in the '358 patent.
[029] The present invention provides a compensation structure at a second stage of a multi-stage NEXT compensation system for a connector.
This second stage has an increasing effective capacitance response as the frequency increases. This can be achieved by using a series inductor(L)-capacitor(C) combination structure, a high length/width ratio interdigital capacitor, an elongated folded interdigital capacitor, or an open-circuited transmission lines in a connector, according to the different embodiments of the present invention.
10301 Fig. 1 shows a series L-C combination structure according to a first embodiment of the present invention. The equation for the effective capacitance (Ceff) for this series L-C combination structure is as follows:
Ceff . 1- (21)2 LC
where f is the frequency, C represents the capacitance of the capacitor, and L represents the inductance of the inductor. As can be seen from this equation, the effective capacitance Ceff increases with frequency at frequencies that are less than the resonant frequency fres of the series L-C
combination. The resonant frequency free is defined as follows:
f. = 2n- jz,-[031) According to the present invention, L and C are chosen such that the resonant frequency fres occurs above the highest operating frequency of the bandwidth of interest. This allows the effective capacitance to increase as the frequency increases up to the resonant frequency fres.
1032] Fig. 2 is a perspective view of a simplified PCB showing how the series L-C combination structure of Fig. 1 is implemented according to a first embodiment of the present invention. As shown in Fig. 2, the series L-C combination structure of Fig. 1 is provided with a PCB. Here, details of the printed circuits are not shown. The inductor L in this example is implemented with a spiral inductor having a spiral structure residing on a top surface of the PCB. The capacitor C in this example is implemented with a capacitor structure composed of two interdigital capacitors electrically in parallel to each other residing at inner layers of the PCB. An interdigital capacitor is a capacitor having a co-planar arrangement of two inter-meshed metal combs each at a different potential, and is known. The capacitor C is electrically connected to the inductor L through a conductive via 8 such as a plated through hole. Note that for the purpose of the first embodiment of this invention, the series capacitor of Fig. 1 can also be implemented using a simple parallel plate capacitor configured on two layers of the PCB.
10331 Fig. 3 is a graph showing a simulated example of the effective capacitance v. frequency response of the PCB structure shown in Fig. 2.
This graph is simulated by using a known simulation software "hfss" offered by Ansoft, Inc. With the capacitance values normalized to 1 pF at 100 MHz, the graph shows that the effective capacitance of the PCB shown in Fig. 2 increases as the frequency increases. A similar response exists had the capacitor been a simple parallel plate capacitor.
10341 Figures 4A and 4B demonstrate how to apply the series L-C
combination structure in this example to compensate for the 1-3 pair NEXT
in a connector, according to the first embodiment. Fig. 4A is a side view of a connector according to the first embodiment of the present invention, and Fig. 4B is a top plan view of the PCB and NEXT compensation elements of Fig. 4A according to the first embodiment of the present invention.
[0351 Referring to Figs. 4A and 4B, the connector includes spring contacts 30 having crossovers 14, and a PCB 10. A plug 20 is to mate with the connector. The plug 20 can be a modular plug such as one used at the end of a phone line or a patch cord used to connect a personal computer to a wall outlet. The contacts 30 can be soldered or press-fitted into plated-through holes 32 located at the appropriate portions of the PCB 10 and can be spring wire contacts. Moreover, the contacts 30 have a current carrying portion 30b and a non-current carrying portion 30a, where a boundary BD
between these portions 30a and 30b are indicated in Fig. 4A. The contacts 30 and the PCB 10 can be housed in a housing such as a modular jack, so that when the plug 20 enters the jack, the electrical contacts on the plug 20 mate with the electrical contacts on the PCB 10 via the contacts 30.
[036] The PCB 10 is a multi-layered board made of resin or other material known suitable as a PCB material. In this example, the PCB 10 is composed of three substrates (S1-S3) and four metalized layers (ML1-ML4) alternatingly stacked up. More specifically, the substrates and the metalized layers are stacked up in the following order (from top to bottom):
ML1, s1, ML2, S2, ML3, S3, and ML4. The metalized layers ML1-ML4 each represent metal conductive patterns formed on the upper surface of the substrate directly below the corresponding metalized layer. Certain parts of the metalized layers are interconnected with each other for electrical connection through one or more conductive vias 32 such as plated through holes. The spring contacts 30 as shown are formed above the first metalized layer ML1.
[037] The spring contacts 30 can be a plurality of wire pairs P, each wire pair P including contacts designated as a ring (r) and a tip (t). In Fig.
4B, four pairs are provided and they are (t1, rl), (t2, r2), (t3, r3), and (t4, r4).
The ring is known to be a negatively polarized conductor and the tip is known to be a positively polarized conductor.
[038] First and second pairs of interdigital capacitors 40a and 40b that act as capacitive compensation for the first stage NEXT compensation and are formed respectively on or as part of the second and third metalized layers ML2 and ML3 of the PCB 10. In this example, the jack springs in a section 30b are arranged after the cross-over at 14 to contribute inductive compensation also as part of the first stage compensation. The first pair of interdigital capacitors 40a on the layer ML2 is duplicated on the layer ML3 as the second pair of capacitors 40b. The first pair,of interdigital capacitors 40a is made up of capacitors 40ai and 40a2 both disposed on the layer ML2.
The second pair of interdigital capacitors 40b is made up of capacitors 40bi and 40b2 both disposed on the layer ML3. The ends of the first capacitor 40ai in the first pair are in electrical contact with the rings r3 and r 1 respectively through a pair of plated through holes 48a and 48b. The ends of the second capacitor 40a2 in the first pair are in electrical contact with the tips tl and t3 respectively through a pair of plated through holes 48c and 48d. The second pair of interdigital capacitors 40b are capacitors 40bi and 40b2 both disposed on the layer ML3 in the same manner as the first pair of interdigital capacitors 40a. Through plated through holes 48a and 48b, the capacitors 40ai and 40b1 are electrically connected in parallel.
Similarly, through plated through holes 48c and 48d, the capacitors 40a2 and 40b2 are electrically connected in parallel.
[039] Furthermore, series L-C combination structures that act as second stage NEXT compensation structures are provided at the PCB 10.
The first series L-C combination structure includes a spiral inductor 44 and first and second interdigital capacitors 46a and 46b. The spiral inductor 44 is disposed on or above the first metalized layer ML1, whereas the first and second interdigital capacitors 46a and 46b are disposed respectively on the second and third metalized layers ML2 and ML3. In the similar manner, the second series L-C combination structure includes a spiral inductor 54 and third and fourth interdigital capacitors 56a and 56b. The spiral inductor 54 is disposed on or above the first metalized layer ML1, whereas the third and fourth interdigital capacitors 56a and 56b are disposed respectively on the second and third metalized layers ML2 and ML3. In this example, the first and third capacitors 46a and 56a on the layer ML2 are duplicated on the layer ML3 as the second and fourth capacitors 46b and 56b, respectively.
Through plated through holes 33a and 32c, the capacitors 46a and 46b are connected electrically in parallel. Through plated through holes 33b and 32f, the capacitors 56a and 56b are connected electrically in parallel.
[040] In the present application, "duplicated" with respect to the compensation capacitors means identically copied on all the designated metalized layers. For instance, the capacitors 40a would have the identical shape and size and would be vertically aligned with the capacitors 40b. The reason for duplicating the interdigital capacitors is to increase the capacitance without having to increase the foot-print (surface coverage).
Also larger foot-print interdigital capacitors could be used without the need for this duplication. On the other hand, if the printed circuit board was constructed with more metalized layers, the interdigital capacitors can be duplicated on more than two metalized layers to make the foot-print even smaller if desired. Note that within the spirit of the first embodiment, parallel plate capacitors could be used in place of the interdigitated capacitors 46a, 46b, 56a and 56b. Also the first stage capacitors 40a and 40b could also have been parallel plate capacitors, as used in, e.g., Fig 10 to be discussed later.
[041] The inductor 44 is connected in series with each of the first and second interdigital capacitors 46a and 46b through the plated through hole 33a. One end of the inductor 44 is electrically connected to the tip t3 through a plated through hole 32b. One end of each of the first and second capacitors 46a and 46b is electrically connected to the ring r 1 through the plated through hole 32c. In a similar manner, the inductor 54 is connected in series with each of the third and fourth interdigital capacitors 56a and 56b through the conductive via 33b. One end of the inductor 54 is electrically connected to the tip tl through a plated through hole 32e. One end of each of the third and fourth capacitors 56a and 56b is electrically connected to the ring r3 through the plated through hole 32f.
10421 According to the present invention, the use of the series L-C
combination structures for the second stage NEXT compensation of a two stage compensation approach, which is shown in this is example for the 1-3 pair combination, improves performance at high frequencies if the plug 20 is a low crosstalk plug and improves performance at low frequencies if the plug 20 is a high crosstalk plug. An explanation on how this works is as follows.
[043] NEXT is attributed to two factors: capacitive coupling and inductive coupling. The close proximity of two wires creates capacitive coupling, whereas the current flowing through these wires creates inductive coupling. Thus, the plug 20 introduces both the capacitive coupling and inductive coupling as it mates with the contacts 30. Both these factors add to generate near end crosstalk or NEXT.
[044] To reduce or compensate for the NEXT, two stages of compensation are generally used. The first stage is phased in opposition to the plug NEXT while the second stage is phased in the same direction of the plug NEXT. This is known and disclosed in the '358 patent. The direction of the compensation relative to that of the plug is illustratively shown as arrows V1 to V5 in Fig. 4A.
[045] Also, crosstalk generated at the far end of a connector is called FEXT. To compensate for this parameter, some portion of the normal NEXT
compensation must include an inductive component. This component is part of the first stage of the two stage compensator described here. This occurs in the section 30b of the jack spring wires just beyond the crossover 14. In this region of compensation, the compensation is relatively stable with frequency.
[0461 A significant part of the first stage compensation for NEXT is capacitive compensation and is provided by using the capacitors 40a and 40b. In Figs. 4A and 4B, this part of the first stage is at a minimal delay from the original crosstalk, being at a portion of the PCB 10 where electrically it is directly connected, via the non-current carrying portion 30a of the contacts 30, to where the contacts of the plug 20 intercept the contacts 30. The net first stage compensation which is the capacitive portion before crossover 14 plus the inductive portion just beyond the crossover 14 is in opposition to the crosstalk generated in the plug. The second stage is at a further delay from the first stage, being at a portion of the PCB 10, which is at some distance from where the contacts of the plug 20 intercept the contacts 30 via the current carrying portion 30b of the contacts 30. It has a compensation direction which is in the same direction of the plug crosstalk.
[0471 The interdigital capacitors 40a and 40b are placed on the inner metalized layers as part of the first stage. The series 14-C combination structures are placed at the second stage. The magnitude of the first stage compensation, which is mostly capacitive and without an added series inductive element, is made relatively flat with frequency. The second stage capacitive compensation, on the other hand, is made to increase with frequency by placing the series L-C combination structures in the PCB
layers. As a result, the net compensation crosstalk (fabricated crosstalk) of the connector, which is comprised of the first stage compensation crosstalk minus the second stage compensation crosstalk, declines with increasing frequency. In other words, the net compensation crosstalk becomes variable depending on the frequency, such that the present invention provides a lower-level of compensation crosstalk at a high frequency than would normally exist without the series inductor in place. This minimizes crosstalk over-compensation in the connector at high frequencies. Also the frequency dependent compensation provides a higher-level of compensation crosstalk at a low frequency to minimize crosstalk under-compensation at low frequencies in the connector. By providing the low-level compensation crosstalk at a high frequency, the present invention improves the high frequency margin of the connector when a low crosstalk plug is inserted into the jack. On the other hand, by providing the high-level compensation crosstalk at a low frequency, the present invention improves the low frequency margin of the connector when a high crosstalk plug is inserted into the jack.
[048] Another method of achieving an increase in effective capacitance with an increase in frequency is to exploit the self resonance characteristic of an interdigital capacitor described in an article entitled "Interdigital Capacitors and their Application to Lump-element Microwave Integrated Circuits" by Gary D. Alley, IEEE Transactions on Microwave Theory and Techniques, Vol. MTT-18, No. 12, Dec. 1970, pp.1028-1033. In the article Alley teaches that an interdigital capacitor exhibits self resonance at a frequency determined by its length-to-width ratio.
[049] As shown in Fig. 5, an interdigital capacitor 70 includes first and second combs 70a and 70b that are intermeshed with each other, and terminals 72. The length (L) and width (W) of the interdigital capacitor is defined as shown. As the length-to-width ratio (L/W) of the interdigital capacitor increases, the frequency at which it exhibits self resonance decreases. This is manifested in a higher rate of increase in effective capacitance throughout the bandwidth of interest provided that the frequency of resonance remains above that bandwidth. This is shown in Fig. 6, which is a graph showing the effective capacitance v. frequency response of interdigital capacitors with different L/W ratios. This graph shows the result of simulation by the software "hfss" offered by Ansoft, Inc.
and compares the frequency dependence of different interdigital capacitor geometries as well as the parallel plate capacitor. As shown in Fig. 6, an elongated interdigital capacitor having the L/W ratio of 10.39 has the highest rate of increase in effective capacitance with respect to an increase in frequency, in comparison with interdigital capacitors with the L/W ratios of 1.27 and 0.195 and in comparison with a parallel plate type capacitor. All responses in the graph are normalized to lpf at 100 MHz for this comparison.
[050] The self resonance characteristic of an elongated interdigital capacitor discussed above is used to provide NEXT compensation in a multi-stage compensation system according to the second embodiment of the present invention. Fig. 7A is a side view of a connector according to this second embodiment of the present invention, and Fig. 7B is a top plan view of the PCB and NEXT compensation elements of Fig. 7A. The second embodiment is identical to the first embodiment, except that different types of NEXT compensation elements are used. Particularly, the first stage compensation capacitors are implemented using first and second parallel plate capacitors 50 and 51, and the second stage compensation elements are implemented using a first pair of elongated interdigital capacitors 57a and 58a and a second pair of elongated interdigital capacitors 57b and 58b.
A parallel plate capacitor is a capacitor composed of two parallel metal plates each at a different potential, and is known.
[051] The two plates (50a and 50b in Fig. 7A) of the first parallel plate capacitor 50 are respectively formed on the second and third metalized layers ML2 and ML3. In the same manner, the two plates of the second parallel plate capacitor 51 are respectively formed on the second and third metalized layers ML2 and ML3. The plate 50a of the capacitor 50 is connected to the ring r 1 through the plated through hole 48b. The plate 50b of the capacitor 50 is connected to the ring r3 through the plated through hole 48a. Similarly, the plate 51a of the second parallel plate capacitor 51 is connected to the tip t 1 through the plated through hole 48c and the plate 51b of the capacitor 51 is connected to the tip t3 through the plated through hole 48d.
[052] The first pair of elongated interdigital capacitors 57a and 58a are formed as part of the meta1i7ed layer ML2, and the second pair of elongated interdigital capacitors 57b and 58b are formed as part of the third metalized layer ML3. One end of each of the elongated capacitors 57a and 57b is electrically connected to the ring r 1 through the plated through hole 32c, whereas the other end of each of the elongated capacitors 57a and 57b is electrically connected to the tip t3 through the plated through hole 32b.
Therefore, the interdigital capacitors 57a and 57b are electrically placed in parallel, to achieve higher capacitance. In the similar manner, one end of each of the elongated capacitors 58a and 58b is electrically connected to the ring r3 through the plated through hole 32f, whereas the other end of each of the elongated capacitors 58a and 58b is electrically connected to the tip t 1 through the plated through hole 32e. Therefore the capacitors 58a and 58b are electrically placed in parallel to achieve higher capacitance.
(0531 Accordingly, the magnitude of the first stage compensation capacitive coupling is made relatively flat with frequency by placing the parallel plate capacitors at the first stage of the connector. The second stage compensation capacitive coupling is made to increase with frequency by placing the elongated interdigital capacitors with large L/W ratios at the second stage of the connector. As a result, the net compensation crosstalk of the connector declines with the increase of frequency.
[054] In a third embodiment of the present invention, the methods of the first and second embodiments are combined. Particularly, in the third embodiment, the second stage compensation elements are implemented using a series L-C combination structure, where this structure as shown in, e.g., Fig. 8, includes a spiral inductor 72 connected in series with an elongated interdigital capacitor 74 with a large L/W ratio and disposed at the PCB 10. In other words, the connector of the third embodiment is identical to the connector of the first embodiment shown in Figs. 4A and 4B, except that each of the second stage interdigital capacitors 46a, 46b, 56a and 56b is elongated to have a large L/W ratio.
[055] In a forth embodiment and a fifth embodiment of the present invention, the method of the second and third embodiments can be implemented respectively using a folded elongated interdigital capacitor in place of the high aspect ratio interdigital capacitor shown in Fig 8. An example of a folded elongated interdigital capacitor is shown in an exploded view in Figure 9.
[056] More specifically, in the fourth embodiment, the two regular elongated interdigital capacitors 57a and 57b formed respectively at the metalized layers ML2 and ML3 of the PCB as shown in Figs. 7A and 7B of the second embodiment are replaced with one folded elongated interdigital capacitor with its layers provided at the metalized layers ML2 and ML3 as indicated in Fig. 9. In the same manner, the two regular elongated interdigital capacitors 58a and 58b formed respectively at the metalized layers ML2 and ML3 of the PCB as shown in Figs. 7A and 7B of the second embodiment are replaced with one folded elongated interdigital capacitor with its layers provided at the metalized layers ML2 and ML3 as indicated in Fig. 9.
[057] The fifth embodiment is identical to the third embodiment, except that the regular elongated interdigital capacitor 74 shown in Fig. 8 of the third embodiment is replaced with a folded elongated interdigital capacitor 78 as shown as Fig. 10. This folded elongated interdigital capacitor 78 has the same structure as the folded elongated interdigital capacitor shown in Fig. 9. Since the third embodiment is identical to the first embodiment shown in Figs. 4A and 4B, except for the use of the elongated interdigital capacitors shown in Figs. 7A and 7B, the fifth embodiment simply is identical to the first embodiment shown in Figs. 4A
and 4B, except that the interdigital capacitors 46a, 46b, 56a and 56b are replaced with the folded elongated interdigital capacitors having large L/W
ratios.
=
[0581 More specifically, in the fifth embodiment, the two regular interdigital capacitors 46a and 46b formed respectively at the metalized layers ML2 and ML3 of the PCB as shown in Figs. 4A and 4B of the first embodiment are replaced with one folded elongated interdigital capacitor with its layers provided at the first and second metalized layers ML1 and ML2 (e.g., as indicated in Fig. 9). In the same manner, the two regular interdigital capacitors 56a and 56b formed respectively at the metalized layers ML2 and ML3 of the PCB as shown in Figs. 4A and 4B of the second embodiment are replaced with one folded elongated interdigital capacitor with its layers provided at the metalized layers ML2 and ML3.
[059] Fig. 11 is a graph comparing, as an example, the effective capacitance v. frequency responses of the first, forth and fifth embodiments of the present invention. This graph shows the result of simulation produced by the software "hfss" offered by Ansoft, Inc. and all responses in the graph are normalized to 1pf at 100 MHz for this comparison. As shown in Fig. 11, the combination of the spiral inductor and the folded elongated interdigital capacitor connected in series at the second stage according to the fifth embodiment (response 80) yields an effective capacitance increase with frequency that is higher than what would be obtained with the compensation schemes according to the first embodiment (response 81), or fourth embodiment (response 82).
[060] Fig. 12A is a side view of a connector according to a sixth embodiment of the present invention, and Fig. 12B is a top plan view of the PCB and NEXT compensation elements of Fig. 12B. As shown in Figs. 12A
and 10B, this sixth embodiment is identical to the second embodiment, except that open-circuited transmission lines 92 (92a, 92b, 92c and 92d) are used as the second stage compensation elements. In this case the first stage compensation capacitors are implemented using the parallel plate capacitors 50 and 51 as in the second embodiment, and the second stage capacitive compensation elements are implemented using the open-circuited transmission lines 92 on the second metalized layer ML2 at the PCB 10.
Resonance in this embodiment occurs at the frequency where the length of the transmission line 92 becomes equal to a quarter wavelength at the resonant frequency.
[061] Although four layered PCB structures are illustrated, it should be readily apparent that any other number of PCB substrates and/or metalized layers may be used for the PCB(s). The resultant connector of the present invention can be associated with housings, insulation displacement connectors, jack spring contacts, etc. Also, the various configurations and features of the above embodiments may be combined or replaced with those of other embodiments. Where the capacitors of interdigital type are used, plate capacitors or discreet capacitors may be used instead. Also, the inductors can be implemented using geometries other than the circular spiral shown in Fig. 4B, such as oval spiral, square spiral, rectangular spiral, solenoid, or discreet inductors. Wherever the interdigital capacitors are used, such capacitors can be duplicated with respect to the corresponding other interdigital capacitors. In one connector, some of the interdigital capacitors can be implemented on a single metalized layer or on several meta I i zed layers.
[062] Although the present invention has been explained by the embodiments shown in the drawings described above, it should be understood to the ordinary skilled person in the art that the invention is not limited to the embodiments, but rather that various changes or modifications thereof are possible without departing from the scope of the invention.
Claims (95)
1. A printed circuit board (PCB) for an electrical connector, comprising: a first compensation structure coupled to a first of a plurality of conductive paths within the connector; and a second compensation structure coupled to the first of a plurality of conductive paths within the connector, wherein the second compensation structure includes at least one series inductor-capacitor combination, the series inductor-capacitor combination including an inductor and at least one capacitor in series with the inductor.
2. The PCB of claim 1, wherein the inductor comprises at least one self-inductive segment in a conductive path of the electrical connector.
3. The PCB of claim 2, wherein the inductor is a spiral inductor.
4. The PCB of claim 2, wherein the at least one capacitor includes: a first interdigital capacitor in series with the inductor and disposed on a first metalized layer of the PCB;
and a second interdigital capacitor in series with the inductor and disposed on a second metalized layer of the PCB.
and a second interdigital capacitor in series with the inductor and disposed on a second metalized layer of the PCB.
5. The PCB of claim 1, wherein the first compensation structure includes at least one interdigital capacitor or at least one parallel plate capacitor.
6. The PCB of claim 1, wherein the at least one capacitor of the series inductor-capacitor combination is at least one elongated interdigital.
7. The PCB of claim 6, wherein the first compensation structure includes at least one interdigital capacitor or at least one parallel plate capacitor.
8. The PCB of claim 6, wherein the at least one elongated interdigital capacitor is a folded elongated interdigital capacitor.
9. The PCB of claim 8, wherein the first compensation structure includes at least one interdigital capacitor or at least one parallel plate capacitor.
10. The structure of claim 1, wherein the at least one capacitor in series with the inductor in the second compensation structure is at least one parallel plate capacitor.
11. A printed circuit board (PCB) for an electrical connector, comprising:
a first compensation structure coupled to a first of a plurality of conductive paths within the connector; and a second compensation structure coupled to the first of a plurality of conductive paths within the connector, the second compensation structure having increased capacitance with increasing frequency, wherein the second compensation structure includes at least one elongated interdigital capacitor.
a first compensation structure coupled to a first of a plurality of conductive paths within the connector; and a second compensation structure coupled to the first of a plurality of conductive paths within the connector, the second compensation structure having increased capacitance with increasing frequency, wherein the second compensation structure includes at least one elongated interdigital capacitor.
12. The PCB of claim 11, wherein the first compensation structure includes at least one interdigital capacitor or at least one parallel plate capacitor.
13. The PCB of claim 11, wherein the second compensation structure includes the at least one elongated interdigital capacitor that is a folded elongated interdigital capacitor.
14. The PCB of claim 13, wherein the first compensation structure includes at least one interdigital capacitor or at least one parallel plate capacitor.
15. A printed circuit board (PCB) for an electrical connector, comprising:
a first compensation structure coupled to a first of a plurality of conductive paths within the connector; and a second compensation structure coupled to the first of a plurality of conductive paths within the connector, the second compensation structure having increased capacitance with increasing frequency, wherein the second compensation structure includes at least one open-circuited transmission line.
a first compensation structure coupled to a first of a plurality of conductive paths within the connector; and a second compensation structure coupled to the first of a plurality of conductive paths within the connector, the second compensation structure having increased capacitance with increasing frequency, wherein the second compensation structure includes at least one open-circuited transmission line.
16. The PCB of claim 15, wherein the first compensation structure includes at least one interdigital capacitor or at least one parallel plate capacitor.
17. A connector for reducing crosstalk, comprising: a printed circuit board (PCB) including a plurality of substrates and a plurality of metalized layers between the substrates; a first compensation structure provided on at least one metalized layer of the PCB at a first stage area of the PCB; a second compensation structure, provided at a second stage area of the PCB; and at least one conductive contact provided above the PCB, wherein the second compensation structure includes at least one series inductor-capacitor combination, the series inductor-capacitor combination including an inductor and at least one capacitor in series with the inductor.
18. The connector of claim 17, wherein the inductor is provided on or above or below an outer metalized layer of the PCB, or within the interior of the PCB.
19. The connector of claim 18, wherein the inductor is a spiral inductor.
20. The connector of claim 18, wherein the at least one capacitor includes:
a first interdigital capacitor in series with the inductor and disposed on a first metalized layer of the PCB; and a second interdigital capacitor in series with the inductor and disposed on a second metalized layer of the PCB.
a first interdigital capacitor in series with the inductor and disposed on a first metalized layer of the PCB; and a second interdigital capacitor in series with the inductor and disposed on a second metalized layer of the PCB.
21. The connector of claim 17, wherein the first compensation structure includes at least one interdigital capacitor or at least one parallel plate capacitor.
22. The connector of claim 17, wherein the at least one capacitor of the series inductor-capacitor combination is at least one elongated interdigital capacitor on at least one metalized layer of the PCB.
23. The connector of claim 22, wherein the first compensation structure includes at least one interdigital capacitor or at least one parallel plate capacitor.
24. The connector of claim 22, wherein the at least one elongated interdigital capacitor is a folded elongated interdigital capacitor.
25. The connector of claim 24, wherein the first compensation structure includes at least one interdigital capacitor or at least one parallel plate capacitor.
26. The connector of claim 17, wherein the at least one capacitor in series with the inductor in the second compensation structure is at least one parallel plate capacitor.
27. A connector for reducing crosstalk, comprising: a printed circuit board (PCB) including a plurality of substrates and a plurality of metalized layers between the substrates; a first compensation structure provided on at least one metalized layer of the PCB at a first stage area of the PCB; a second compensation structure, provided at a second stage area of the PCB, for increasing a compensation capacitance with increasing frequency; and at least one conductive contact provided above the PCB, wherein the second compensation structure includes at least one elongated interdigital capacitor on at least one metalized layer of the PCB.
28. The connector of claim 27, wherein the first compensation structure includes at least one interdigital capacitor or at least one parallel plate capacitor.
29. The connector of claim 27, wherein the at least one elongated interdigital capacitor is a folded elongated interdigital capacitor.
30. The connector of claim 29, wherein the first compensation structure includes at least one interdigitai capacitor or at least one parallel plate capacitor.
31. A connector for reducing crosstalk, comprising: a printed circuit board (PCB) including a plurality of substrates and a plurality of metalized layers between the substrates; a first compensation structure provided on at least one metalized layer of the PCB at a first stage area of the PCB; a second compensation structure, provided at a second stage area of the PCB, for increasing a compensation capacitance with increasing frequency; and at least one conductive contact provided above the PCB, wherein the second compensation structure includes at least one open-circuited transmission line on at least one metalized layer of the PCB.
32. The connector of claim 31, wherein the first compensation structure includes at least one interdigital capacitor or at least one parallel plate capacitor.
33. A structure for reducing crosstalk in a printed circuit board (PCB), the PCB including a plurality of substrates and a plurality of metalized layers between the substrates, the structure comprising: a compensation part provided on at least one metalized layer of the PCB at a first stage area of the PCB;
and means, provided at a second stage area of the PCB, for increasing a compensation capacitance with increasing frequency, wherein said means includes one of:
at least one series inductor-capacitor combination, the series inductor-capacitor combination including an inductor and at least one capacitor in series with the inductor, at least one elongated interdigital capacitor, or at least one open-circuited transmission line.
and means, provided at a second stage area of the PCB, for increasing a compensation capacitance with increasing frequency, wherein said means includes one of:
at least one series inductor-capacitor combination, the series inductor-capacitor combination including an inductor and at least one capacitor in series with the inductor, at least one elongated interdigital capacitor, or at least one open-circuited transmission line.
34. An electrical connector, comprising: a plurality of input terminals; a plurality of output terminals; a plurality of conductive paths connecting respective of the plurality of input terminals with respective of the plurality of output terminals; and a first stage compensation structure electrically coupled to at least a first of the conductive paths, the first stage compensation structure having a first effective capacitance response as a function of frequency; and a second stage compensation structure electrically coupled to at least the first of the conductive paths, the second stage compensation structure being time delayed with respect to the first compensation structure, and the second stage compensation structure having a second effective capacitance response as a function of frequency that is different than the first effective capacitive response.
35. The electrical connector of claim 34, wherein the first compensation structure has a relatively flat effective capacitance response as a function of increasing frequency.
36. The electrical connector of claim 35, wherein the second stage compensation structures has an increasing effective capacitance response as a function of increasing frequency.
37. The electrical connector of claim 34, wherein an overall compensation provided to the first of the conductive paths by the first compensation structure and the second compensation structure decreases with increasing frequency.
38. The electrical connector of claim 37, wherein the second compensation structure comprises a series inductor-capacitor combination.
39. The electrical connector of claim 38, wherein the inductor is implemented by routing a first portion of the first conductive path adjacent a second portion of the first conductive path.
40. The electrical connector of claim 38, wherein the inductor comprises a spiral portion in the first conductive path.
41. The electrical connector of claim 37, wherein the first compensation structure provides a compensation signal having a first polarity and the second compensation structure provides a compensation signal having a polarity generally opposite the first polarity.
42. The electrical connector of claim 37, wherein the second compensation structure comprises an elongated interdigital capacitor.
43. The electrical connector of claim 37, wherein the second compensation structure comprises a folded elongated interdigital capacitor.
44. The electrical connector of claim 37, wherein the second compensation structure comprises an open-circuited transmission line.
45. The electrical connector of claim 34, wherein at least one of the first effective capacitance response as a function of frequency and/or the second effective capacitance response as a function of frequency is selected to simultaneously improve a net crosstalk compensation provided by the first and second compensation structures at frequencies less than 100 MHz when a high crosstalk plug is used with the electrical connector and the net crosstalk compensation provided by the first and second compensation structures at frequencies greater than 250 MHz when a low crosstalk plug is used with the electrical connector.
46. An electrical connector, comprising: a plurality of input terminals; a plurality of output terminals; and a plurality of conductive paths connecting respective of the plurality of input terminals with respective of the plurality of output terminals, wherein a first portion of a first conductive path of the plurality of conductive paths includes a self inductance region where a first segment of said portion of said first conductive path inductively couples with a second segment of said first portion of said first conductive path, wherein a second portion of said first conductive path includes a capacitance region where said first conductive path capacitively couples with a second conductive path of said plurality of conductive paths, wherein said self inductance region and said capacitance region comprise a series inductor-capacitor combination, and wherein the inductance of the inductor and the capacitance of the capacitor are selected such that the resonant frequency of the series inductor-capacitor combination is greater than the highest expected operating frequency of the electrical connector.
47. An electrical connector, comprising: a plurality of input terminals; a plurality of output terminals; and a plurality of conductive paths connecting respective of the plurality of input terminals with respective of the plurality of output terminals, wherein a first portion of a first conductive path of the plurality of conductive paths includes a self inductance region where a first segment of said portion of said first conductive path inductively couples with a second segment of said first portion of said first conductive path, wherein a second portion of said first conductive path includes a capacitance region where said first conductive path capacitively couples with a second conductive path of said plurality of conductive paths, wherein said self inductance region and said capacitance region comprise a series inductor-capacitor combination, and wherein the inductor comprises a spiral portion in the first conductive path.
48. A method of designing an electrical connector, the method comprising:
providing a compensation structure that couples a compensation signal from a first conductive path of the electrical connector to a second conductive path of the electrical connector, wherein the compensation structure provides a capacitance that is intentionally designed to increase with increasing frequency over an operating bandwidth of the electrical connector, wherein the compensation structure includes a series inductor-capacitor combination.
providing a compensation structure that couples a compensation signal from a first conductive path of the electrical connector to a second conductive path of the electrical connector, wherein the compensation structure provides a capacitance that is intentionally designed to increase with increasing frequency over an operating bandwidth of the electrical connector, wherein the compensation structure includes a series inductor-capacitor combination.
49. The method of claim 48, wherein the inductor comprises first and second segments of the second conductive path that are in close proximity to each other.
50. An electrical connector, comprising: a plurality of input terminals; a plurality of output terminals; a plurality of conductive paths connecting respective of the plurality of input terminals with respective of the plurality of output terminals; and a conductive branch path connected to a first conductive path of the plurality of conductive paths, wherein the conductive branch path includes a self inductance region where a first portion of the conductive branch path inductively couples with a second portion of the conductive branch path, and wherein the conductive branch path includes a third portion which capacitively couples with a second conductive path of the plurality of conductive paths.
51. The electrical connector of claim 50, wherein the first, second and third portions of the conductive branch path comprise a series inductor-capacitor combination.
52. The electrical connector of claim 50, wherein the self inductance region of the first conductive path is formed by a spiral inductor.
53. An electrical connector, comprising: a plurality of input terminals; a plurality of output terminals; a plurality of conductive paths connecting respective of the plurality of input terminals with respective of the plurality of output terminals; a first compensation structure electrically coupled to at least a first of the conductive paths, the first compensation structure having a first effective capacitance response as a function of frequency; and a second compensation structure electrically coupled to at least the first of the conductive paths, the second compensation structure having a second effective capacitance response as a function of frequency that is different than the first effective capacitive response, wherein the first compensation structure has a relatively flat effective capacitance response as a function of increasing frequency.
54. The electrical connector of claim 53, wherein the second compensation structure has an increasing effective capacitance response as a function of increasing frequency.
55. The electrical connector of claim 53, wherein an overall compensation provided to the first of the conductive paths by the first compensation structure and the second compensation structure decreases with increasing frequency.
56. The electrical connector of claim 55, wherein the second compensation structure comprises a series inductor-capacitor combination.
57. The electrical connector of claim 56, wherein the inductor is implemented by routing a first portion of the first conductive path adjacent a second portion of the first conductive path.
58. The electrical connector of claim 56, wherein the inductor comprises a spiral portion in the first conductive path.
59. The electrical connector of claim 55, wherein the first compensation structure provides a compensation signal having a first polarity and the second compensation structure provides a compensation signal having a polarity generally opposite the first polarity.
60. The electrical connector of claim 55, wherein the second compensation structure comprises an elongated interdigital capacitor.
61. The electrical connector of claim 55, wherein the second compensation structure comprises a folded elongated interdigital capacitor.
62. The electrical connector of claim 55, wherein the second compensation structure comprises an open-circuited transmission line.
63. An electrical connector, comprising: a plurality of input terminals; a plurality of output terminals; a plurality of conductive paths connecting respective of the plurality of input terminals with respective of the plurality of output terminals; a first compensation structure electrically coupled to at least a first of the conductive paths, the first compensation structure having a first effective capacitance response as a function of frequency; and a second compensation structure electrically coupled to at least the first of the conductive paths, the second compensation structure having a second effective capacitance response as a function of frequency that is different than the first effective capacitive response, wherein at least one of the first effective capacitance response as a function of frequency and/or the second effective capacitance response as a function of frequency is selected to simultaneously improve a net crosstalk compensation provided by the first and second compensation structures at frequencies less than 100 MHz when a high crosstalk plug is used with the electrical connector and the net crosstalk compensation provided by the first and second compensation structures at frequencies greater than 250 MHz when a low crosstalk plug is used with the electrical connector.
64. A connector for reducing crosstalk, comprising: a printed circuit board (PCB); a first compensation structure provided on the PCB at a first stage area of the PCB
and coupled to a first of a plurality of conductive paths within the connector; a second compensation structure, provided at a second stage area of the PCB and coupled to the first of the plurality of conductive paths within the connector, for increasing a compensation capacitance with increasing frequency; and at least one conductive contact projecting away from the PCB, wherein the first compensation structure provides a compensation signal having a first polarity and the second compensation structure provides a compensation signal having a polarity generally opposite the first polarity.
and coupled to a first of a plurality of conductive paths within the connector; a second compensation structure, provided at a second stage area of the PCB and coupled to the first of the plurality of conductive paths within the connector, for increasing a compensation capacitance with increasing frequency; and at least one conductive contact projecting away from the PCB, wherein the first compensation structure provides a compensation signal having a first polarity and the second compensation structure provides a compensation signal having a polarity generally opposite the first polarity.
65. The connector of claim 64, wherein the second compensation structure includes at least one series inductor-capacitor combination, the series inductor-capacitor combination including an inductor and at least one capacitor in series with the inductor.
66. The connector of claim 65, wherein the inductor is a spiral inductor.
67. The connector of claim 65, wherein the at least one capacitor includes at least one parallel plate capacitor.
68. The connector of claim 65, wherein the at least one capacitor includes:
a first interdigital capacitor in series with the inductor and disposed on a first metalized layer of the PCB; and a second interdigital capacitor in series with the inductor and disposed on a second metalized layer of the PCB.
a first interdigital capacitor in series with the inductor and disposed on a first metalized layer of the PCB; and a second interdigital capacitor in series with the inductor and disposed on a second metalized layer of the PCB.
69. The connector of claim 68, wherein the inductor is a spiral inductor.
70. An electrical connector, comprising: a plurality of input terminals; a plurality of output terminals; a plurality of conductive paths connecting respective of the plurality of input terminals with respective of the plurality of output terminals; and a first compensation structure that couples a first compensating crosstalk signal from a first of the plurality of conductive paths to a second of the plurality of conductive paths; and a second compensation structure that couples a second compensating crosstalk signal from a third of the plurality of conductive paths to the second of the plurality of conductive paths, wherein the second compensation structure comprises a capacitor and an inductor that is connected to the capacitor in series; wherein the inductor comprises a conductive path that includes one or more self-coupling sections.
71. The electrical connector of claim 70, wherein the first compensating crosstalk signal has a first polarity and the second compensating crosstalk signal has a second polarity that is generally opposite the first polarity.
72. The electrical connector of claim 70, wherein the conductive path that includes one or more self-coupling sections comprises a conductive path in the general shape of a spiral.
73. The electrical connector of claim 70, wherein the electrical connector comprises an RJ-45 style jack, and wherein a signal input onto the second conductive path from an RJ-45 style plug that mates with the RJ-45 style jack reaches the first compensation structure before the signal reaches the second compensation structure.
74. A printed circuit board for an RJ-45 style electrical connector, the printed circuit board comprising: a plurality of input terminals; a plurality of output terminals; a plurality of conductive paths connecting respective of the plurality of input terminals with respective of the plurality of output terminals; and a first conductive trace branching off of a first of the plurality of conductive paths, the first conductive trace including a self-inductive section and a first electrode of a capacitor; a second conductive trace branching off of a second of the plurality of conductive paths, the second conductive trace including a second electrode of the capacitor.
75. The printed circuit board of claim 74, further comprising a first compensation structure that couples a first compensating crosstalk signal from the first of the plurality of conductive paths to a third of the plurality of conductive paths.
76. The printed circuit board of claim 75, further comprising a second compensation structure that couples a second compensating crosstalk signal from the second of the plurality of conductive paths to the first of the plurality of conductive paths, wherein the second compensation stage includes the capacitor.
77. The printed circuit board of claim 76, wherein the first compensating crosstalk signal has a first polarity and the second compensating crosstalk signal has a second polarity that is generally opposite the first polarity.
78. The printed circuit board of claim 74, wherein the self-inductive section of the first conductive trace comprises a spiral section of the first conductive trace.
79. The connector of claim 74, wherein the capacitor comprises a parallel plate capacitor.
80. The connector of claim 74, wherein the capacitor comprises an interdigital capacitor.
81. A method of reducing near end crosstalk in an electrical connector that includes a plurality of pairs of conductors, the method comprising: providing a first compensation structure that couples a first compensating crosstalk signal from a first conductor of a first of the pairs of conductors to a first conductor of a second of the pairs of conductors; providing a second compensation structure that couples a second compensating crosstalk signal from the first conductor of the first of the pairs of conductors to a second conductor of the second of the pairs of conductors;
wherein the second compensation structure includes a series inductor-capacitor circuit; wherein the inductor in the series inductor-capacitor circuit comprises a conductive path that includes one or more self-coupling sections.
wherein the second compensation structure includes a series inductor-capacitor circuit; wherein the inductor in the series inductor-capacitor circuit comprises a conductive path that includes one or more self-coupling sections.
82. The method of claim 81, wherein the conductive path that includes one or more self-coupling sections comprises a conductive path in the general shape of a spiral.
83. The method of claim 82, wherein the first compensating crosstalk signal has a first polarity and the second compensating crosstalk signal has a second polarity that is generally opposite the first polarity.
84. An electrical connector, comprising: a first conductor; a second conductor; and a circuit that is configured to couple energy between the first and second conductors; wherein the circuit comprises a capacitor and an inductor that is connected in series to the capacitor;
wherein the inductor in the series inductor-capacitor circuit comprises a conductive path that includes one or more self-coupling sections;
and wherein the inductor comprises a conductive trace on a printed circuit board that include self-coupling sections.
wherein the inductor in the series inductor-capacitor circuit comprises a conductive path that includes one or more self-coupling sections;
and wherein the inductor comprises a conductive trace on a printed circuit board that include self-coupling sections.
85. The electrical connector of claim 84, wherein the conductive trace that includes the self-coupling sections comprises a conductive trace that is in the general shape of a spiral.
86. An electrical connector, comprising: a first pair of conductors; a second pair of conductors; a compensation structure that couples a first compensating crosstalk signal from a first conductor of the first pair of conductors to a second conductor of the second pair of conductors; and wherein the compensation structure comprises a capacitor and an inductor that is connected to the capacitor in series, and wherein both the capacitor and the inductor are interposed in series between the first conductor of the first pair of conductors and the second conductor of the second pair of conductors.
87. The electrical connector of claim 86, wherein the inductor comprises a conductive path that includes one or more self-coupling sections.
88. The electrical connector of claim 87, wherein the first pair of conductors comprise a first pair of tip and ring conductors and wherein the second pair of conductors comprise a second pair of tip and ring conductors, and wherein the electrical connector comprises an RJ-45 style jack.
89. The electrical connector of claim 87, further comprising a printed circuit board, wherein the inductor and the capacitor are both implemented on the printed circuit board.
90. The electrical connector of claim 87, wherein the conductive path that includes one or more self-coupling sections comprises a conductive path in the general shape of a spiral.
91. An RJ-45 jack, comprising: a printed circuit board; a plurality of input terminals that are electrically connected to the printed circuit board; a plurality of output terminals that are electrically connected to the printed circuit board; a plurality of differential pairs of conductive paths, wherein each conductive path electrically connects a respective one of the plurality of input terminals to a respective one of the plurality of output terminals; and a first compensation structure that couples a first compensating crosstalk signal from a first of the conductive paths of a first differential pair of conductive paths to a first conductive path of a second differential pair of conductive paths; and a second compensation structure on the printed circuit board that couples a second compensating crosstalk signal from a second of the conductive paths of the first differential pair of conductive paths to the first conductive path of the second differential pair of conductive paths, wherein a signal input onto the first of the conductive paths of the first differential pair of conductive paths from an R1-45 style plug that mates with the RJ-45 style jack reaches the first compensation structure before the signal reaches the second compensation structure, and wherein the second compensation structure comprises a series combination of at least one spiral inductor and a first folded elongated interdigital capacitor, wherein the first folded elongated interdigital capacitor includes first and second generally parallel and spaced apart traces on a first layer of the printed circuit board and third and fourth generally parallel and spaced apart traces on a second layer of the printed circuit board, wherein the first and third traces are electrically connected to each other and the second and fourth traces are electrically connected to each other.
92. The RJ-45 jack of claim 91, further comprising a third compensation structure that couples a third compensating crosstalk signal from a second of the conductive paths of the first differential pair of conductive paths to the second conductive path of the second differential pair of conductive paths and a fourth compensation structure on the printed circuit board that couples a fourth compensating crosstalk signal from a second of the conductive paths of the second differential pair of conductive paths to the first conductive path of the first differential pair of conductive paths, wherein the fourth compensation structure comprises a second folded elongated interdigital capacitor.
93. The RJ-45 jack of claim 91, wherein the first compensating crosstalk signal has a first polarity and the second compensating crosstalk signal has a second polarity that is generally opposite the first polarity.
94. A method of providing compensation in an RJ-45 jack that has a plurality of input terminals, a plurality of output terminals, and a plurality of conductive paths that each electrically connects a respective one of the plurality of input terminals to a respective one of the plurality of output terminals and that are arranged as a plurality of differential pairs of conductive paths, the method comprising:
passing one or more information signals through the RJ-45 jack on one or more respective ones of the plurality of differential pairs of conductive paths; coupling a first compensating crosstalk signal that has a first polarity from a first of the conductive paths of a first differential pair of conductive paths to a first conductive path of a second differential pair of conductive paths coupling a second compensating crosstalk signal from a second of the conductive paths of the first differential pair of conductive paths to the first conductive path of the second differential pair of conductive paths;
wherein the second compensation signal is generated at least in part by a series combination of at least one spiral inductor and a first folded elongated interdigital capacitor, wherein the first folded elongated interdigital capacitor includes first and second generally parallel and spaced apart traces on a first layer of the printed circuit board and third and fourth generally parallel and spaced apart traces on a second layer of the printed circuit board, wherein the first and third traces are electrically connected to each other and the second and fourth traces are electrically connected to each other.
passing one or more information signals through the RJ-45 jack on one or more respective ones of the plurality of differential pairs of conductive paths; coupling a first compensating crosstalk signal that has a first polarity from a first of the conductive paths of a first differential pair of conductive paths to a first conductive path of a second differential pair of conductive paths coupling a second compensating crosstalk signal from a second of the conductive paths of the first differential pair of conductive paths to the first conductive path of the second differential pair of conductive paths;
wherein the second compensation signal is generated at least in part by a series combination of at least one spiral inductor and a first folded elongated interdigital capacitor, wherein the first folded elongated interdigital capacitor includes first and second generally parallel and spaced apart traces on a first layer of the printed circuit board and third and fourth generally parallel and spaced apart traces on a second layer of the printed circuit board, wherein the first and third traces are electrically connected to each other and the second and fourth traces are electrically connected to each other.
95.
The method of claim 94, wherein the second compensating crosstalk signal has a second polarity that is opposite the first polarity.
The method of claim 94, wherein the second compensating crosstalk signal has a second polarity that is opposite the first polarity.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/845,104 | 2004-05-14 | ||
US10/845,104 US7190594B2 (en) | 2004-05-14 | 2004-05-14 | Next high frequency improvement by using frequency dependent effective capacitance |
Publications (2)
Publication Number | Publication Date |
---|---|
CA2507318A1 CA2507318A1 (en) | 2005-11-14 |
CA2507318C true CA2507318C (en) | 2015-02-10 |
Family
ID=34936346
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA2507318A Expired - Fee Related CA2507318C (en) | 2004-05-14 | 2005-05-13 | Next high frequency improvement by using frequency dependent effective capacitance |
Country Status (12)
Country | Link |
---|---|
US (3) | US7190594B2 (en) |
EP (1) | EP1596478B1 (en) |
JP (1) | JP4972291B2 (en) |
KR (1) | KR101118729B1 (en) |
CN (1) | CN1707859B (en) |
AR (1) | AR049173A1 (en) |
AU (1) | AU2005201968C1 (en) |
BR (1) | BRPI0503131A (en) |
CA (1) | CA2507318C (en) |
MX (1) | MXPA05005156A (en) |
RU (1) | RU2376732C2 (en) |
TW (1) | TWI309491B (en) |
Families Citing this family (72)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7265300B2 (en) * | 2003-03-21 | 2007-09-04 | Commscope Solutions Properties, Llc | Next high frequency improvement using hybrid substrates of two materials with different dielectric constant frequency slopes |
US7342181B2 (en) * | 2004-03-12 | 2008-03-11 | Commscope Inc. Of North Carolina | Maximizing capacitance per unit area while minimizing signal transmission delay in PCB |
US7190594B2 (en) * | 2004-05-14 | 2007-03-13 | Commscope Solutions Properties, Llc | Next high frequency improvement by using frequency dependent effective capacitance |
US7980900B2 (en) * | 2004-05-14 | 2011-07-19 | Commscope, Inc. Of North Carolina | Next high frequency improvement by using frequency dependent effective capacitance |
US7422467B2 (en) * | 2004-11-17 | 2008-09-09 | Belden Cdt (Canada), Inc. | Balanced interconnector |
CA2487760A1 (en) | 2004-11-17 | 2006-05-17 | Nordx/Cdt Inc. | Connector and contact configuration therefore |
US7168993B2 (en) | 2004-12-06 | 2007-01-30 | Commscope Solutions Properties Llc | Communications connector with floating wiring board for imparting crosstalk compensation between conductors |
US7186149B2 (en) * | 2004-12-06 | 2007-03-06 | Commscope Solutions Properties, Llc | Communications connector for imparting enhanced crosstalk compensation between conductors |
US7204722B2 (en) | 2004-12-07 | 2007-04-17 | Commscope Solutions Properties, Llc | Communications jack with compensation for differential to differential and differential to common mode crosstalk |
US7186148B2 (en) * | 2004-12-07 | 2007-03-06 | Commscope Solutions Properties, Llc | Communications connector for imparting crosstalk compensation between conductors |
US7220149B2 (en) * | 2004-12-07 | 2007-05-22 | Commscope Solutions Properties, Llc | Communication plug with balanced wiring to reduce differential to common mode crosstalk |
US7320624B2 (en) * | 2004-12-16 | 2008-01-22 | Commscope, Inc. Of North Carolina | Communications jacks with compensation for differential to differential and differential to common mode crosstalk |
WO2006081423A1 (en) * | 2005-01-28 | 2006-08-03 | Commscope Inc. Of North Carolina | Controlled mode conversion connector for reduced alien crosstalk |
US7314393B2 (en) | 2005-05-27 | 2008-01-01 | Commscope, Inc. Of North Carolina | Communications connectors with floating wiring board for imparting crosstalk compensation between conductors |
US7787615B2 (en) * | 2006-04-11 | 2010-08-31 | Adc Telecommunications, Inc. | Telecommunications jack with crosstalk compensation and arrangements for reducing return loss |
US7381098B2 (en) | 2006-04-11 | 2008-06-03 | Adc Telecommunications, Inc. | Telecommunications jack with crosstalk multi-zone crosstalk compensation and method for designing |
US7402085B2 (en) * | 2006-04-11 | 2008-07-22 | Adc Gmbh | Telecommunications jack with crosstalk compensation provided on a multi-layer circuit board |
WO2008048467A2 (en) * | 2006-10-13 | 2008-04-24 | Adc Gmbh | Connecting hardware with multi-stage inductive and capacitive crosstalk compensation |
AU2007201114B2 (en) * | 2007-03-14 | 2011-04-07 | Tyco Electronics Services Gmbh | Electrical Connector |
AU2007201106B9 (en) * | 2007-03-14 | 2011-06-02 | Tyco Electronics Services Gmbh | Electrical Connector |
AU2007201102B2 (en) * | 2007-03-14 | 2010-11-04 | Tyco Electronics Services Gmbh | Electrical Connector |
AU2007201113B2 (en) | 2007-03-14 | 2011-09-08 | Tyco Electronics Services Gmbh | Electrical Connector |
AU2007201109B2 (en) * | 2007-03-14 | 2010-11-04 | Tyco Electronics Services Gmbh | Electrical Connector |
AU2007201108B2 (en) * | 2007-03-14 | 2012-02-09 | Tyco Electronics Services Gmbh | Electrical Connector |
AU2007201105B2 (en) | 2007-03-14 | 2011-08-04 | Tyco Electronics Services Gmbh | Electrical Connector |
AU2007201107B2 (en) | 2007-03-14 | 2011-06-23 | Tyco Electronics Services Gmbh | Electrical Connector |
US7874878B2 (en) * | 2007-03-20 | 2011-01-25 | Panduit Corp. | Plug/jack system having PCB with lattice network |
US7651369B2 (en) * | 2007-03-29 | 2010-01-26 | The Siemon Company | Telecommunications connectors and apparatus for mounting the same |
US7427218B1 (en) * | 2007-05-23 | 2008-09-23 | Commscope, Inc. Of North Carolina | Communications connectors with staggered contacts that connect to a printed circuit board via contact pads |
CN201112941Y (en) * | 2007-06-11 | 2008-09-10 | 富士康(昆山)电脑接插件有限公司 | Electric connector |
US7481678B2 (en) * | 2007-06-14 | 2009-01-27 | Ortronics, Inc. | Modular insert and jack including bi-sectional lead frames |
CN201117877Y (en) * | 2007-07-24 | 2008-09-17 | 富士康(昆山)电脑接插件有限公司 | Electric Connector |
DE102008004470A1 (en) * | 2007-12-05 | 2009-06-10 | Rohde & Schwarz Gmbh & Co. Kg | Electrical circuit arrangement with concentrated elements in multilayer substrates |
US7841909B2 (en) | 2008-02-12 | 2010-11-30 | Adc Gmbh | Multistage capacitive far end crosstalk compensation arrangement |
US7798857B2 (en) * | 2008-02-12 | 2010-09-21 | Adc Gmbh | Asymmetric crosstalk compensation for improved alien crosstalk performance |
DE202008002209U1 (en) * | 2008-02-15 | 2008-04-17 | CCS Technology, Inc., Wilmington | Electrical connector |
US7927153B2 (en) * | 2008-08-13 | 2011-04-19 | Panduit Corp. | Communications connector with multi-stage compensation |
BRPI0917310A2 (en) * | 2008-08-20 | 2015-11-17 | Panduit Corp | communication jack for use in a communication network |
US7670147B1 (en) * | 2008-10-16 | 2010-03-02 | Elka International Ltd. | Capacitance circuit board signal-adjusting device |
US8202128B2 (en) * | 2008-11-25 | 2012-06-19 | Adc Gmbh | Telecommunications jack with adjustable crosstalk compensation |
US8047879B2 (en) | 2009-01-26 | 2011-11-01 | Commscope, Inc. Of North Carolina | Printed wiring boards and communication connectors having series inductor-capacitor crosstalk compensation circuits that share a common inductor |
JP2010244901A (en) * | 2009-04-07 | 2010-10-28 | Japan Aviation Electronics Industry Ltd | Connector |
US8199845B2 (en) * | 2009-05-20 | 2012-06-12 | Motorola Mobility, Inc. | Up-link SDMA receiver for WiMAX |
US8197286B2 (en) * | 2009-06-11 | 2012-06-12 | Commscope, Inc. Of North Carolina | Communications plugs having capacitors that inject offending crosstalk after a plug-jack mating point and related connectors and methods |
US8016621B2 (en) | 2009-08-25 | 2011-09-13 | Tyco Electronics Corporation | Electrical connector having an electrically parallel compensation region |
US8128436B2 (en) * | 2009-08-25 | 2012-03-06 | Tyco Electronics Corporation | Electrical connectors with crosstalk compensation |
US8435082B2 (en) | 2010-08-03 | 2013-05-07 | Tyco Electronics Corporation | Electrical connectors and printed circuits having broadside-coupling regions |
US7967644B2 (en) | 2009-08-25 | 2011-06-28 | Tyco Electronics Corporation | Electrical connector with separable contacts |
US7909656B1 (en) * | 2009-10-26 | 2011-03-22 | Leviton Manufacturing Co., Inc. | High speed data communications connector with reduced modal conversion |
ES2645005T3 (en) | 2010-10-05 | 2017-12-01 | Telefonaktiebolaget Lm Ericsson (Publ) | Connection attempt management technique in a circuit switching withdrawal situation |
JP5819007B2 (en) | 2011-11-23 | 2015-11-18 | パンドウィット・コーポレーション | Compensation network using orthogonal compensation network |
US9601847B2 (en) * | 2011-12-22 | 2017-03-21 | CommScope Connectivity Spain, S.L. | High density multichannel twisted pair communication system |
US9136647B2 (en) | 2012-06-01 | 2015-09-15 | Panduit Corp. | Communication connector with crosstalk compensation |
US9905973B2 (en) | 2013-01-23 | 2018-02-27 | Commscope, Inc. Of North Carolina | Communications connectors including transmission lines having impedance discontinuities that improve return loss and/or insertion loss performance and related methods |
US8915756B2 (en) * | 2013-01-23 | 2014-12-23 | Commscope, Inc. Of North Carolina | Communication connector having a printed circuit board with thin conductive layers |
US9246463B2 (en) * | 2013-03-07 | 2016-01-26 | Panduit Corp. | Compensation networks and communication connectors using said compensation networks |
US9257792B2 (en) * | 2013-03-14 | 2016-02-09 | Panduit Corp. | Connectors and systems having improved crosstalk performance |
US9246274B2 (en) | 2013-03-15 | 2016-01-26 | Panduit Corp. | Communication connectors having crosstalk compensation networks |
TWI478636B (en) * | 2013-08-09 | 2015-03-21 | Hon Hai Prec Ind Co Ltd | Printed circuit board |
TWI611640B (en) * | 2015-05-22 | 2018-01-11 | 好慶科技企業股份有限公司 | Circuit board |
EP3326246B1 (en) | 2015-07-21 | 2022-09-21 | Bel Fuse (Macao Commercial Offshore) Limited | Modular connector plug for high speed data transmission networks |
CN107949956B (en) * | 2015-09-10 | 2020-11-03 | 泰连德国有限公司 | Contact arrangement and method for reducing crosstalk |
WO2017083287A1 (en) | 2015-11-11 | 2017-05-18 | Bel Fuse (Macao Commercial Offshore) Limited | Modular jack connector |
US10637196B2 (en) | 2015-11-11 | 2020-04-28 | Bel Fuse (Macao Commercial Offshore) Limited | Modular jack contact assembly having controlled capacitive coupling positioned within a jack housing |
WO2017091316A1 (en) * | 2015-11-24 | 2017-06-01 | Commscope, Inc. Of North Carolina | Communications connectors including transmission lines having impedance discontinuities that improve return loss and/or insertion loss performance and related methods |
US10432256B2 (en) * | 2016-07-25 | 2019-10-01 | Optical Cable Corporation | System for reducing crosstalk and return loss within electrical communication connectors |
US10734765B2 (en) | 2016-10-31 | 2020-08-04 | Commscope Technologies Llc | Connector with capacitive crosstalk compensation |
US10257919B1 (en) | 2018-01-12 | 2019-04-09 | Jyh Eng Technology Co., Ltd. | Network socket device with compensation means |
DE102018100954A1 (en) | 2018-01-17 | 2019-07-18 | Jyh Eng Technology Co., Ltd. | POWER CONNECTION SOCKET WITH COMPENSATING DEVICE |
TWI678850B (en) * | 2018-08-22 | 2019-12-01 | 湧德電子股份有限公司 | Electrical connector and circuit board thereof |
KR102392858B1 (en) * | 2018-12-28 | 2022-05-03 | 3디 글래스 솔루션즈 인코포레이티드 | Toroidal Capacitor RF, Microwave, and Mm Wave Systems |
US11122677B2 (en) * | 2019-11-15 | 2021-09-14 | Marvell Asia Pte, Ltd. | Printed circuit board structure and method for inductive noise cancellation |
Family Cites Families (60)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5396397A (en) | 1992-09-24 | 1995-03-07 | Hughes Aircraft Company | Field control and stability enhancement in multi-layer, 3-dimensional structures |
KR100275414B1 (en) | 1995-01-10 | 2001-01-15 | 가나이 쓰도무 | Low EMI electronics, low EMI circuit board and manufacturing method thereof |
JP3036694U (en) * | 1995-03-20 | 1997-05-02 | スーパー・3−ディー・オプティカル・エクィプメンツ・カンパニー・リミテッド | 3D photo exposure system |
US5700167A (en) * | 1996-09-06 | 1997-12-23 | Lucent Technologies | Connector cross-talk compensation |
US5931703A (en) * | 1997-02-04 | 1999-08-03 | Hubbell Incorporated | Low crosstalk noise connector for telecommunication systems |
US5915989A (en) | 1997-05-19 | 1999-06-29 | Lucent Technologies Inc. | Connector with counter-balanced crosswalk compensation scheme |
US5997358A (en) * | 1997-09-02 | 1999-12-07 | Lucent Technologies Inc. | Electrical connector having time-delayed signal compensation |
US6050843A (en) | 1997-07-31 | 2000-04-18 | Lucent Technologies Inc. | Crosstalk canceling 110 index strip and wiring block |
US6538145B2 (en) * | 1998-02-24 | 2003-03-25 | Chugai Seiyaku Kabushiki Kaisha | 24-hydroxy vitamin D derivatives |
US6057743A (en) * | 1998-06-22 | 2000-05-02 | Hubbell Incorporation | Distributed noise reduction circuits in telecommunication system connector |
US6042427A (en) | 1998-06-30 | 2000-03-28 | Lucent Technologies Inc. | Communication plug having low complementary crosstalk delay |
USRE38519E1 (en) | 1998-08-24 | 2004-05-18 | Panduit Corp. | Low crosstalk modular communication connector |
US6371793B1 (en) * | 1998-08-24 | 2002-04-16 | Panduit Corp. | Low crosstalk modular communication connector |
US6356162B1 (en) * | 1999-04-02 | 2002-03-12 | Nordx/Cdt, Inc. | Impedance compensation for a cable and connector |
JP3214472B2 (en) | 1998-12-04 | 2001-10-02 | 日本電気株式会社 | Multilayer printed circuit board |
JP3635219B2 (en) | 1999-03-11 | 2005-04-06 | 新光電気工業株式会社 | Multilayer substrate for semiconductor device and manufacturing method thereof |
US6165018A (en) | 1999-04-27 | 2000-12-26 | Lucent Technologies Inc. | Connector having internal crosstalk compensation |
JP3361479B2 (en) * | 1999-04-30 | 2003-01-07 | 日本特殊陶業株式会社 | Manufacturing method of spark plug |
US6215372B1 (en) | 1999-06-02 | 2001-04-10 | Sun Microsystems, Inc. | Method and apparatus for reducing electrical resonances in power and noise propagation in power distribution circuits employing plane conductors |
US6168474B1 (en) * | 1999-06-04 | 2001-01-02 | Lucent Technologies Inc. | Communications connector having crosstalk compensation |
US6186834B1 (en) | 1999-06-08 | 2001-02-13 | Avaya Technology Corp. | Enhanced communication connector assembly with crosstalk compensation |
US6250968B1 (en) * | 1999-07-14 | 2001-06-26 | Berg Technology, Inc. | Electrical connector system with cross-talk compensation |
US6089923A (en) | 1999-08-20 | 2000-07-18 | Adc Telecommunications, Inc. | Jack including crosstalk compensation for printed circuit board |
DE10063265A1 (en) | 1999-12-20 | 2001-07-05 | Murata Manufacturing Co | External covering substrate for electronic component such as piezoelectric resonator comprises multilayers which can be respectively sintered in liquid phase and different temperature |
US6538210B2 (en) | 1999-12-20 | 2003-03-25 | Matsushita Electric Industrial Co., Ltd. | Circuit component built-in module, radio device having the same, and method for producing the same |
US6597227B1 (en) * | 2000-01-21 | 2003-07-22 | Atheros Communications, Inc. | System for providing electrostatic discharge protection for high-speed integrated circuits |
US6441479B1 (en) | 2000-03-02 | 2002-08-27 | Micron Technology, Inc. | System-on-a-chip with multi-layered metallized through-hole interconnection |
US6972893B2 (en) | 2001-06-11 | 2005-12-06 | Sipix Imaging, Inc. | Process for imagewise opening and filling color display components and color displays manufactured thereof |
JP2001257471A (en) | 2000-03-10 | 2001-09-21 | Ngk Insulators Ltd | Multilayer wiring board and manufacturing method thereof |
TW569424B (en) | 2000-03-17 | 2004-01-01 | Matsushita Electric Ind Co Ltd | Module with embedded electric elements and the manufacturing method thereof |
US6533618B1 (en) * | 2000-03-31 | 2003-03-18 | Ortronics, Inc. | Bi-directional balance low noise communication interface |
JP3455498B2 (en) | 2000-05-31 | 2003-10-14 | 株式会社東芝 | Printed circuit board and information processing device |
US6528145B1 (en) | 2000-06-29 | 2003-03-04 | International Business Machines Corporation | Polymer and ceramic composite electronic substrates |
US6270381B1 (en) | 2000-07-07 | 2001-08-07 | Avaya Technology Corp. | Crosstalk compensation for electrical connectors |
US6346010B1 (en) * | 2000-08-10 | 2002-02-12 | The Wiremold Company | Modular connector |
US6379157B1 (en) | 2000-08-18 | 2002-04-30 | Leviton Manufacturing Co., Inc. | Communication connector with inductive compensation |
JP4529262B2 (en) | 2000-09-14 | 2010-08-25 | ソニー株式会社 | High frequency module device and manufacturing method thereof |
TW511405B (en) | 2000-12-27 | 2002-11-21 | Matsushita Electric Ind Co Ltd | Device built-in module and manufacturing method thereof |
JP2002246503A (en) | 2001-02-16 | 2002-08-30 | Philips Japan Ltd | Electronic component and its manufacturing method |
US6663946B2 (en) | 2001-02-28 | 2003-12-16 | Kyocera Corporation | Multi-layer wiring substrate |
JP2002260959A (en) | 2001-03-01 | 2002-09-13 | Nec Corp | Multilayer capacitor, its manufacturing method and semiconductor device comprising it, electronic circuit board |
JP3792129B2 (en) | 2001-03-01 | 2006-07-05 | 新光電気工業株式会社 | Capacitor, capacitor built-in circuit board, and manufacturing method thereof |
JP2003086305A (en) | 2001-06-26 | 2003-03-20 | Matsushita Electric Works Ltd | Modular connector |
IL145103A (en) | 2001-08-23 | 2010-05-17 | Rit Techn Ltd | High data rate interconnecting device |
GB2380334A (en) * | 2001-09-28 | 2003-04-02 | Itt Mfg Enterprises Inc | Communication connector having crosstalk compensating means |
US6483715B1 (en) * | 2001-11-21 | 2002-11-19 | Surtec Industries Inc. | Circuit board coupled with jacks |
WO2003078153A2 (en) | 2002-03-14 | 2003-09-25 | General Dynamics Advanced Information Systems, Inc. | Lamination of high-layer-count substrates |
US6711029B2 (en) | 2002-05-21 | 2004-03-23 | Cts Corporation | Low temperature co-fired ceramic with improved shrinkage control |
US6866548B2 (en) * | 2002-10-23 | 2005-03-15 | Avaya Technology Corp. | Correcting for near-end crosstalk unbalance caused by deployment of crosstalk compensation on other pairs |
AU2003293036B2 (en) * | 2002-11-20 | 2008-02-28 | The Siemon Company | Apparatus for crosstalk compensation in a telecommunications connector |
US7265300B2 (en) | 2003-03-21 | 2007-09-04 | Commscope Solutions Properties, Llc | Next high frequency improvement using hybrid substrates of two materials with different dielectric constant frequency slopes |
US7182649B2 (en) * | 2003-12-22 | 2007-02-27 | Panduit Corp. | Inductive and capacitive coupling balancing electrical connector |
US7179131B2 (en) | 2004-02-12 | 2007-02-20 | Panduit Corp. | Methods and apparatus for reducing crosstalk in electrical connectors |
US7342181B2 (en) | 2004-03-12 | 2008-03-11 | Commscope Inc. Of North Carolina | Maximizing capacitance per unit area while minimizing signal transmission delay in PCB |
WO2005091444A1 (en) | 2004-03-12 | 2005-09-29 | Panduit Corp. | Methods and apparatus for reducing crosstalk in electrical connectors |
US7153168B2 (en) | 2004-04-06 | 2006-12-26 | Panduit Corp. | Electrical connector with improved crosstalk compensation |
US7317318B2 (en) * | 2004-04-27 | 2008-01-08 | Fluke Corporation | FEXT cancellation of mated RJ45 interconnect |
US7190594B2 (en) * | 2004-05-14 | 2007-03-13 | Commscope Solutions Properties, Llc | Next high frequency improvement by using frequency dependent effective capacitance |
US7204722B2 (en) * | 2004-12-07 | 2007-04-17 | Commscope Solutions Properties, Llc | Communications jack with compensation for differential to differential and differential to common mode crosstalk |
US7175476B2 (en) * | 2005-01-11 | 2007-02-13 | Daeun Electronics Co., Ltd. | Crosstalk canceling pattern for high-speed communications and modular jack having the same |
-
2004
- 2004-05-14 US US10/845,104 patent/US7190594B2/en active Active
-
2005
- 2005-05-02 TW TW094114067A patent/TWI309491B/en not_active IP Right Cessation
- 2005-05-10 AU AU2005201968A patent/AU2005201968C1/en not_active Ceased
- 2005-05-10 EP EP05010147A patent/EP1596478B1/en active Active
- 2005-05-11 CN CN2005100714144A patent/CN1707859B/en active Active
- 2005-05-12 KR KR1020050039751A patent/KR101118729B1/en not_active IP Right Cessation
- 2005-05-12 BR BR0503131-1A patent/BRPI0503131A/en not_active IP Right Cessation
- 2005-05-13 CA CA2507318A patent/CA2507318C/en not_active Expired - Fee Related
- 2005-05-13 RU RU2005114676/09A patent/RU2376732C2/en not_active IP Right Cessation
- 2005-05-13 JP JP2005140514A patent/JP4972291B2/en active Active
- 2005-05-13 AR ARP050101967A patent/AR049173A1/en unknown
- 2005-05-13 MX MXPA05005156A patent/MXPA05005156A/en active IP Right Grant
-
2007
- 2007-01-24 US US11/657,024 patent/US7410367B2/en active Active
-
2008
- 2008-07-07 US US12/168,387 patent/US7677930B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
AU2005201968B2 (en) | 2009-07-23 |
KR101118729B1 (en) | 2012-03-12 |
US7410367B2 (en) | 2008-08-12 |
KR20060047817A (en) | 2006-05-18 |
US20050254223A1 (en) | 2005-11-17 |
AU2005201968A1 (en) | 2005-12-01 |
US20080268710A1 (en) | 2008-10-30 |
US7190594B2 (en) | 2007-03-13 |
AR049173A1 (en) | 2006-07-05 |
CA2507318A1 (en) | 2005-11-14 |
US7677930B2 (en) | 2010-03-16 |
EP1596478A2 (en) | 2005-11-16 |
CN1707859A (en) | 2005-12-14 |
TW200605449A (en) | 2006-02-01 |
EP1596478A3 (en) | 2009-08-19 |
MXPA05005156A (en) | 2005-12-05 |
JP4972291B2 (en) | 2012-07-11 |
CN1707859B (en) | 2011-08-17 |
TWI309491B (en) | 2009-05-01 |
AU2005201968C1 (en) | 2009-12-17 |
JP2005328062A (en) | 2005-11-24 |
BRPI0503131A (en) | 2006-01-10 |
EP1596478B1 (en) | 2013-01-09 |
RU2376732C2 (en) | 2009-12-20 |
RU2005114676A (en) | 2006-11-20 |
US20070133185A1 (en) | 2007-06-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA2507318C (en) | Next high frequency improvement by using frequency dependent effective capacitance | |
US7980900B2 (en) | Next high frequency improvement by using frequency dependent effective capacitance | |
USRE43510E1 (en) | Next high frequency improvement using hybrid substrates of two materials with different dielectric constant frequency slopes | |
US8287317B2 (en) | High-speed connector with multi-stage compensation | |
US7168993B2 (en) | Communications connector with floating wiring board for imparting crosstalk compensation between conductors | |
US8047879B2 (en) | Printed wiring boards and communication connectors having series inductor-capacitor crosstalk compensation circuits that share a common inductor | |
US7314393B2 (en) | Communications connectors with floating wiring board for imparting crosstalk compensation between conductors | |
JP5624103B2 (en) | Plug / jack system with a PCB in a lattice network | |
US20060121792A1 (en) | Communications jack with printed wiring board having paired coupling conductors | |
US7326089B2 (en) | Communications jack with printed wiring board having self-coupling conductors | |
CN101164392A (en) | Communications jack with printed wiring board having paired coupling conductors | |
EP1820379B1 (en) | Communications jack with printed wiring board having self-coupling conductors | |
AU2005314496B2 (en) | Communications connector with floating wiring board for imparting crosstalk compensation between conductors | |
EP1820378A1 (en) | Communications jack with printed wiring board having paired coupling conductors |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EEER | Examination request | ||
MKLA | Lapsed |
Effective date: 20170515 |