CA2554942A1 - Nitride heterojunction transistors having charge-transfer induced energy barriers and methods of fabricating the same - Google Patents
Nitride heterojunction transistors having charge-transfer induced energy barriers and methods of fabricating the same Download PDFInfo
- Publication number
- CA2554942A1 CA2554942A1 CA002554942A CA2554942A CA2554942A1 CA 2554942 A1 CA2554942 A1 CA 2554942A1 CA 002554942 A CA002554942 A CA 002554942A CA 2554942 A CA2554942 A CA 2554942A CA 2554942 A1 CA2554942 A1 CA 2554942A1
- Authority
- CA
- Canada
- Prior art keywords
- layer
- channel layer
- barrier
- channel
- nitride
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 230000004888 barrier function Effects 0.000 title claims abstract description 142
- 150000004767 nitrides Chemical class 0.000 title claims abstract description 51
- 238000000034 method Methods 0.000 title claims abstract description 19
- 238000012546 transfer Methods 0.000 title claims description 13
- 239000000758 substrate Substances 0.000 claims abstract description 46
- 239000000969 carrier Substances 0.000 claims abstract description 34
- 230000005684 electric field Effects 0.000 claims abstract description 30
- 238000005036 potential barrier Methods 0.000 claims abstract description 18
- 230000005669 field effect Effects 0.000 claims abstract description 12
- 238000004891 communication Methods 0.000 claims abstract description 5
- 239000002019 doping agent Substances 0.000 claims description 19
- 229910052782 aluminium Inorganic materials 0.000 claims description 11
- 230000005533 two-dimensional electron gas Effects 0.000 claims description 10
- 230000015572 biosynthetic process Effects 0.000 claims description 9
- 230000007704 transition Effects 0.000 claims description 5
- 238000004519 manufacturing process Methods 0.000 claims description 3
- 230000001939 inductive effect Effects 0.000 claims 4
- 239000010410 layer Substances 0.000 description 408
- 229910002601 GaN Inorganic materials 0.000 description 53
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 53
- 239000000463 material Substances 0.000 description 35
- 239000000370 acceptor Substances 0.000 description 15
- 239000004065 semiconductor Substances 0.000 description 15
- 238000010586 diagram Methods 0.000 description 14
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 13
- 229910010271 silicon carbide Inorganic materials 0.000 description 12
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 10
- 239000013078 crystal Substances 0.000 description 10
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 9
- 230000000694 effects Effects 0.000 description 8
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 6
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 6
- 238000002161 passivation Methods 0.000 description 6
- 230000010287 polarization Effects 0.000 description 6
- 230000002829 reductive effect Effects 0.000 description 6
- 238000009825 accumulation Methods 0.000 description 5
- RNQKDQAVIXDKAG-UHFFFAOYSA-N aluminum gallium Chemical compound [Al].[Ga] RNQKDQAVIXDKAG-UHFFFAOYSA-N 0.000 description 5
- 230000015556 catabolic process Effects 0.000 description 5
- 150000001875 compounds Chemical class 0.000 description 5
- 230000008901 benefit Effects 0.000 description 4
- 239000012535 impurity Substances 0.000 description 4
- 229910052594 sapphire Inorganic materials 0.000 description 4
- 239000010980 sapphire Substances 0.000 description 4
- 229910052710 silicon Inorganic materials 0.000 description 4
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- 125000004429 atom Chemical group 0.000 description 3
- 238000013461 design Methods 0.000 description 3
- 230000006870 function Effects 0.000 description 3
- 239000000203 mixture Substances 0.000 description 3
- 229910052757 nitrogen Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- 229910045601 alloy Inorganic materials 0.000 description 2
- 239000000956 alloy Substances 0.000 description 2
- PMHQVHHXPFUNSP-UHFFFAOYSA-M copper(1+);methylsulfanylmethane;bromide Chemical compound Br[Cu].CSC PMHQVHHXPFUNSP-UHFFFAOYSA-M 0.000 description 2
- 229910052733 gallium Inorganic materials 0.000 description 2
- 229910052738 indium Inorganic materials 0.000 description 2
- 229910052742 iron Inorganic materials 0.000 description 2
- 238000002488 metal-organic chemical vapour deposition Methods 0.000 description 2
- 238000001465 metallisation Methods 0.000 description 2
- 230000002441 reversible effect Effects 0.000 description 2
- 238000000926 separation method Methods 0.000 description 2
- 239000002356 single layer Substances 0.000 description 2
- 230000002269 spontaneous effect Effects 0.000 description 2
- 229910052720 vanadium Inorganic materials 0.000 description 2
- 241000282836 Camelus dromedarius Species 0.000 description 1
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 1
- -1 InN Chemical compound 0.000 description 1
- 230000009471 action Effects 0.000 description 1
- 230000004913 activation Effects 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 230000003321 amplification Effects 0.000 description 1
- 230000003466 anti-cipated effect Effects 0.000 description 1
- 238000005452 bending Methods 0.000 description 1
- 230000001413 cellular effect Effects 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 238000005336 cracking Methods 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 239000003574 free electron Substances 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 230000005524 hole trap Effects 0.000 description 1
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 230000000670 limiting effect Effects 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 230000003446 memory effect Effects 0.000 description 1
- 238000003199 nucleic acid amplification method Methods 0.000 description 1
- 125000004430 oxygen atom Chemical group O* 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 239000002245 particle Substances 0.000 description 1
- 230000000737 periodic effect Effects 0.000 description 1
- 229920006395 saturated elastomer Polymers 0.000 description 1
- 229910052725 zinc Inorganic materials 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
- H01L29/7782—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with confinement of carriers by at least two heterojunctions, e.g. DHHEMT, quantum well HEMT, DHMODFET
- H01L29/7783—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with confinement of carriers by at least two heterojunctions, e.g. DHHEMT, quantum well HEMT, DHMODFET using III-V semiconductor material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
- H01L29/2003—Nitride compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66446—Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET]
- H01L29/66462—Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET] with a heterojunction interface channel or gate, e.g. HFET, HIGFET, SISFET, HJFET, HEMT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
- H01L29/207—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds further characterised by the doping material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/80—Field effect transistors with field effect produced by a PN or other rectifying junction gate, i.e. potential-jump barrier
- H01L29/802—Field effect transistors with field effect produced by a PN or other rectifying junction gate, i.e. potential-jump barrier with heterojunction gate, e.g. transistors with semiconductor layer acting as gate insulating layer, MIS-like transistors
Abstract
A nitride-based field effect transistor includes a substrate, a channel layer comprising InAlGaN formed on the substrate, source and drain ohmic contacts in electrical communication with the channel layer, and a gate contact formed on the channel layer. At least one energy barrier opposes movement of carriers away from the channel layer. The energy barrier may comprise an electron source layer in proximity with a hole source layer which generate an associated electric field directed away from the channel. An energy barrier according to some embodiments may provide a built-in potential barrier in excess of about 0.5 eV. Method embodiments are also disclosed.
Description
NITRIDE HETEROJUNCTION TRANSISTORS HAVING
CHARGE-TRANSFER INDUCED ENERGY BARRIERS AND
METHODS OF FABRICATING THE SAME
BACKGROUND OF THE INVENTION
1. Field of the Invention The present invention relates to high frequency transistors and in particular relates to microwave field effect transistors (FETs) that incorporate nitride-based active layers.
CHARGE-TRANSFER INDUCED ENERGY BARRIERS AND
METHODS OF FABRICATING THE SAME
BACKGROUND OF THE INVENTION
1. Field of the Invention The present invention relates to high frequency transistors and in particular relates to microwave field effect transistors (FETs) that incorporate nitride-based active layers.
2. Description of the Related Art The present invention relates to transistors formed of nitride semiconductor materials that can make them suitable for high power, high temperature, and/or high frequency applications. Materials such as silicon (Si) and gallium arsenide (GaAs) have found wide application in semiconductor devices for lower power and (in the case of Si) lower frequency applications. These more common semiconductor materials may not be well suited for higher power and/or high frequency applications, however, because of their relatively small bandgaps (e.g., 1.12 eV for Si and 1.42 for GaAs at room temperature) and/or relatively small breakdown voltages.
GaAs based HEMTs have become the standard for signal amplification in civil and military radar, handset cellular, and satellite communications. GaAs has a higher electron mobility (approximately 6000 cm2/V-s) and a lower source resistance than Si, which may allow GaAs based devices to function at higher frequencies. However, GaAs has a relatively small bandgap (1.42 eV at room temperature) and relatively small breakdown voltage, which may prevent GaAs based HEMTs from providing high power at high frequencies.
In light of the difficulties presented by Si and GaAs, interest in high power, high temperature and/or high frequency applications and devices has turned to wide bandgap semiconductor materials such as silicon carbide (2.996 eV for alpha SiC at room temperature) and the Group III nitrides (e.g., 3.36 eV for GaN at room temperature). These materials typically have higher electric field breakdown strengths and higher electron saturation velocities as compared to gallium arsenide and silicon.
A device of particular interest for high power and/or high frequency applications is the high electron mobility transistor (HEMT), which is also known as a modulation doped field effect transistor (MODFET) or a Heterostructure Field Effect Transistor (HFET). These devices may offer operational advantages under a number of circumstances. They are typically characterized by the presence of a two-dimensional electron gas (2DEG) formed at the heterojunction of two semiconductor materials with different bandgap energies, where the smaller bandgap material has a higher electron affinity compared to the larger bandgap material. The 2DEG, which forms due to the presence of an accumulation layer in the smaller bandgap material, can contain a very high sheet electron concentration in excess of, for example, 1013 carriers/cm2 even though the material is nominally undoped.
Additionally, electrons that originate in the wider-bandgap semiconductor transfer to the 2DEG, allowing a high electron mobility due to reduced ionized impurity scattering.
This combination of high carrier concentration and high carrier mobility can give the HEMT a very large transconductance and may provide a performance advantage over metal-semiconductor field effect transistors (MESFETs) for high-frequency applications, although MESFETs continue to be suitable for certain applications based on factors such as cost and reliability.
High electron mobility transistors fabricated in the gallium nitride (GaN) material system have the potential to generate large amounts of RF power because of the combination of material characteristics that includes the aforementioned high breakdown fields, their wide bandgaps, large conduction band offset, and/or high saturated electron drift velocity. In addition, polarization of GaN-based materials contributes to the accumulation of carriers in the 2DEG region.
GaN-based HEMTs have already been demonstrated. U.S. Patent No. 6,316,793, to Sheppard et al., which is commonly assigned and is incorporated herein by reference, describes a HEMT device having a semi-insulating silicon carbide substrate, an aluminum nitride buffer layer on the substrate, an insulating gallium nitride layer on the buffer layer, an aluminum gallium nitride barrier layer on the gallium nitride layer, and a passivation layer on the aluminum gallium nitride active structure.
Improvements in the manufacturing of GaN semiconductor materials have focused interest on the development of GaN HEMTs for high frequency, high temperature and high power applications. GaN-based materials have large bandgaps, and high peak and saturation electron velocity values [B. Belmont, K. Kim and M. Shur, J.Appl.Phys. 74, 1818 (1993)].
GaN HEMTs can also have 2DEG sheet densities in excess of 10131cm2 and relatively high electron mobility (up to 2000 cm2/V-s) [R. Gaslca, J.W. Yang, A. Osinsky, Q.
Chen, M.A.
Khan, A.O. Orlov, G.L. Snider and M.S. Shur, Appl.Phys.Lett., 72, 707 (1998)].
These characteristics may allow GaN HEMTs to provide high power at higher frequencies.
A conventional GaN HEMT structure 110 is illustrated in Figure 14. A channel layer 114 is formed on buffer layer 113 on a substrate 112. A barrier layer 116 is formed on the channel layer 114. A source electrode 118 and a drain electrode 120 form ohmic contacts through the surface of the barrier layer 116 to the electron layer that is present at the top of the channel layer 114. A gate electrode 122 forms a non-ohmic contact to the surface of the barrier layer 116.
Typically, the channel layer 114 includes GaN while barrier layer 116 includes AIGaN. Because of the presence of aluminum in the crystal lattice, AIGaN has a wider bandgap than GaN. Thus, the interface between a GaN chamiel layer 114 and an AIGaN
barrier layer 116 forms a heterostructure or heterojunction where energy bands are deformed due to, for example, Fermi level alignment and polarization in the material.
Figure 15 is an exemplary band diagram showing the energy levels in the device along a portion of section I-I' of Figure 14. As illustrated in Figure 14, because the barrier layer 116 has a lower electron affinity (~ than the channel layer 114, when the Fermi levels in the materials align due to charge transfer, the energy bands of the channel layer 114 are shifted upwards, while those of the barrier layer are shifted downwards. As shown in Figure 15, using properly designed materials, the conduction band E~ dips below the Fermi level (Ef) in the area of the channel layer 114 that is immediately adjacent to barrier layer 116, forming a narrow accumulation region. Consequently, a two dimensional electron gas (2DEG) sheet charge region 115 is induced in the accumulation region at the heterojunction between the channel layer 114 and the barrier layer 116. The barrier layer 116 is made sufficiently thin so as to be depleted of mobile carriers by the junction formed with the gate 122 and the resulting shape of the conduction band.
In addition, in a nitride-based device, the conduction and valence bands in the barrier layer 116 are further distorted due to polarization effects. This very important property of the heterostructures in the III-Nitride system may be essential for the high performance of the GaN HEMT. In addition to the accumulation of electrons due to the bandgap differential and band offset between the barrier and channel layers, the total number of free electrons is enhanced greatly by pseudomorphic strain in the barrier layer relative to the channel. Due to localized piezoelectric effects, the strain causes an enhanced electric field and a higher electron concentration than would, typically, be possible were the strain not present.
Electrons in the 2DEG sheet charge region 115 demonstrate high carriex mobility.
Moreover, because the sheet charge region is extremely thin, the carriers are subject to reduced impurity scattering that may improve the device's noise characteristics.
The source to drain conductivity of this device structure is modulated by applying a voltage to the gate electrode 122. When a reverse voltage is applied, the conduction band beneath the gate is elevated, with the result that the conduction band E~ in the vicinity of the sheet charge region 115 becomes elevated above the Fermi level, and a portion of the sheet charge region 115 is depleted of carriers, thereby preventing or reducing the flow of current from source 118 to drain 120.
By forming the barrier layer 116 from A1N, certain advantages can be achieved.
The 2.4% lattice mismatch between A1N (AlyGal_yN for y=1) and GaN results in an increased and even maximum possible piezoelectric charge at the interface between the two layers. Using an A1N barrier layer also reduces the piezoelectric scattering between the layers that can limit the 2DEG mobility.
However, the high lattice mismatch between A1N and GaN dictates that the thickness of the A1N layer should be less than 50 ~. If the layer is thicker, the device can experience problems with its ohmic contacts, the material quality in the layer begins to degrade, the device's reliability decreases, and the material is more difficult to grow.
However, a HEMT
with a SOA or less A1N layer may be susceptible to high gate leakage.
Although GaN-based HEMTs have demonstrated exceptional power densities, a number of technical challenges still remain to be overcome before the devices can achieve commercial success. For example, one problem that may limit the performance and lifetime of certain GaN-based HEMTs is free carrier trapping, which may occur when carriers migrate away from the 2DEG region and become trapped in a surface dielectric region or in a buffer region beneath the channel. Such trapping may result in degradation in performance and/or reliability of a device.
Some attempts have been made to improve confinement of carriers within a HEMT
channel by providing a second heterojunction below the channel - a so-called Double Heterostructure HEMT or DH-HEMT. However, in general, the amount of confinement due to the heterobarrier (which is a function of the difference in electron affinity between a wide-bandgap layer and the narrower-bandgap channel) may not be sufficiently large to result in effective confinement. Moreover, in a highly polarized material such as c-plane GaN, the polarization charges present in the material may reduce the confinement effect of the heterobarrier. Thus, in nitride-based transistor devices, the mere presence of a heterojunction alone below the channel may not~be sufficient to effectively prevent carriers from migrating away from the 2DEG region into the buffer region where they can become trapped.
Moreover, the structure of a DH-HEMT provides no additional barrier against surface trapping effects.
Another problem associated with the transit of carriers away from the channel region is linearity. When carriers are not confined to the channel, the ability to control their action via the applied gate voltage may be reduced, resulting in undesirable nonlinear transconductance characteristics.
The problems associated with free carrier trapping may also affect the performance of other types of nitride field effect transistors, such as GaN-based MESFETs.
SUMMARY OF THE INVENTION
Embodiments of the present invention provide nitride-based field effect transistors having a substrate, a channel layer that includes InAIGaN formed on the substrate;
source and drain ohmic contacts in electrical communication with the channel layer;
and a gate contact formed on the channel layer. At least one energy barrier is formed between the channel layer and the substrate or between the channel layer and a surface of the device opposite the substrate. The energy barrier may include an electron source layer in proximity with a hole source layer. The energy barrier has an associated electric field directed away from the channel layer. The energy barrier may arise due to charge transfer between the electron source layer and the hole source layer and may have a peak electric field in excess of about 2x105 V/cm.
Particular embodiments of the invention provide a HEMT capable of high-frequency operation that includes a substrate; a channel layer that includes InAIGaN
formed on the substrate, a barrier layer that includes InAIGaN formed on the channel layer, the barrier layer having a bandgap greater than a bandgap of the channel layer. The barrier layer and the channel layer cooperatively induce a two-dimensional electron gas at an interface between the channel layer and the barrier layer. At least one energy barrier is formed adjacent the barrier layer and/or the channel layer, the energy barrier includes an electron source layer in proximity with a hole source layer.
In certain embodiments, the electron source layer includes a layer doped with n-type dopants. In other embodiments, the electron source layer includes a heterointerface between a first InAIGaN layer and a second InAIGaN layer.
In certain embodiments the electron source layer includes a heterointerface between the channel layer and the barrier layer.
The hole source layer may include a layer doped with p-type dopants. In certain embodiments, the hole source layer includes a layer co-doped with deep-level transition elements and shallow acceptor dopants, or doped with deep level acceptor dopants.
Alternatively, the hole source layer may include a heterointerface between a first InAIGaN
layer and a second InAIGaN layer.
The electron source layer and the hole source layer may or may not be fully depleted under equilibrium conditions.
An energy barrier according to embodiments of the present invention may provide a built-in potential barrier in excess of about O.SV. In particular embodiments, the energy barrier may provide a built-in potential barrier in excess of about 1 V. In further embodiments, the energy barrier may provide a built-in potential barrier in excess of about 2V.
Embodiments of the present invention also include forming a channel region and forming an energy barrier that opposes the movement of carriers away from the channel region. Some embodiments of the invention include forming a channel region and forming an energy barrier that opposes the movement of carriers away from the channel region on each side of the channel region.
In some embodiments, forming an energy barrier includes forming an electron source layer, a hole source layer, and a high field region between the electron source layer and the hole source layer. In some embodiments, the channel layer may be formed on the electron source layer. In other embodiments, the electron source layer may be formed after formation of the channel layer.
In particular embodiments, a hole source layer is formed, a high field region is formed on the hole source layer, and an electron source layer is formed on the high field region. A
channel layer is formed on the electron source layer. For HEMT structures, a barrier layer may be formed on the channel layer in order to facilitate generation of a 2DEG
region between the channel layer and the barrier layer.
In other embodiments, a channel layer is formed, an electron source layer is formed on the channel layer, a high field region is formed on the electron source layer and a hole source layer is formed on the high field region.
In still further embodiments of the present invention, the built-in potential is generated by a quantum well adjacent the channel layer. The quantum well may be provided by a first nitride layer adjacent the channel layer and a second Group III-nitride based layer adjacent the first nitride layer and opposite the channel layer. The first nitride layer has a band gap that is narrower than a band gap of the channel layer and a lattice constant that is larger than a lattice constant of the channel layer, and the second Group III-nitride based layer has a band gap and a lattice constant that are substantially the same as the band gap and lattice constant of the channel layer.
In certain embodiments of the present invention, the first nitride layer is InN and the channel layer and second Group III-nitride based layer are GaN. The first nitride layer may have a thickness of about one or two monolayers. The channel layer may have a thickness of from about 30 ~ to about 300 ~.
DESCRIPTION OF THE DRAWINGS
,.
Figure 1 is a schematic drawing showing a transistor structure according to embodiments of the present invention.
Figure 1A is a schematic drawing showing a transistor structure according to further embodiments of the present invention.
Figure 2 is an illustrative graph showing (a) the charge density, (b) electric field and (c) electric potential within a region of the structure of Figure 1.
Figure 3 is an illustrative graph -of the band diagram of a region within the embodiments illustrated in Figure 1.
Figure 4 is a schematic drawing showing a transistor structure according to further embodiments of the present invention.
Figure 5 is an illustrative graph of the band diagram of a region within the embodiments illustrated in Figure 4.
Figure 6 is a schematic drawing showing a transistor structure according to further embodiments of the present invention.
Figure 7 is an illustrative graph of the band diagram of a region within the embodiments illustrated in Figure 6.
Figure 8 is a schematic drawing showing a transistor structure according to further embodiments of the present invention.
Figure 9 is an illustrative graph of the band diagram of a region within the embodiments illustrated in Figure 8.
Figure 10 is a schematic drawing showing a transistor structure according to further embodiments of the present invention.
Figure 11 is an illustrative graph of the band diagram of a region within the embodiments illustrated in Figure 10.
Figure 12 is a schematic drawing showing a transistor structure according to further embodiments of the present invention.
Figure 13 is an illustrative graph of the band diagram of a region within the embodiments illustrated in Figure 12.
Figure 14 is a schematic diagram of a prior art HEMT structure.
Figure 15 is an illustrative graph of the band diagram of a region within the structure illustrated in Figure 14.
Figures 16-18 are flowcharts illustrating operations according to further embodiments of the invention.
DETAILED DESCRIPTION
The present invention will now be described more fully with reference to the accompanying drawings in which some embodiments of the invention are shown.
This invention may, however, be embodied in many different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. Like numbers refer to like elements throughout.
Furthermore, the various layers and regions illustrated in the figures are illustrated schematically. Accordingly, the present invention is not limited to the relative size and spacing illustrated in the accompanying figures. As will also be appreciated by those of skill in the art, references herein to a layer formed "on" a substrate or other layer may refer to the layer formed directly on the substrate or other layer or on an intervening layer or layers formed on the substrate or other layer. As used herein the term "and/or"
includes any and all combinations of one or more of the associated listed items.
It will be understood that although the terms first, second, etc. may be used herein to describe various regions, layers, and/or sections, these regions, layers, and/or sections should not be limited by these terms. These terms are only used to distinguish one region, layer, or section from another region, layer, or section. Thus, a first region, layer, or section discussed below could be termed a second region, layer, or section, and similarly, a second without departing from the teachings of the present invention.
As discussed above, confinement of carriers in the channel is an important concern in the design of a nitride-based field effect transistor. Embodiments of the present invention may provide enhanced confinement of carriers through the inclusion of a high-field region on one or both sides of a channel. The electric field in the high field region may be generated by the transfer of charge between an electron source region and a hole source region. The electric field in the high field region is directed away from the channel.
Thus, the electric field opposes the movement of negatively charged electrons away from the channel. (In general, the direction of an electric field is defined by the direction of electric force acting on a positively charged particle.) As used herein, the term "Group III nitride" refers to those semiconducting compounds formed between nitrogen and the elements in Group III of the periodic table, usually aluminum (Al), gallium (Ga), and/or indium (In). The term also refers to ternary and quaternary compounds such as AIGaN and AIInGaN. As is well understood by those in this art, the Group III elements can combine with nitrogen to form binary (e.g., GaN), ternary (e.g., AIGaN, AIInN), and quaternary (e.g., AIInGaN) compounds. These compounds all have empirical formulas in which one mole of nitrogen is combined with a total of one mole of the Group III elements. Accordingly, formulas such as AIXGaI_XN where 0 S x _< 1 are often used to describe them. For brevity, when the term AIInGaN is used herein without specification of relative percentages for the Group III elements (Al, In and Ga), it will be understood to refer to a compound of the general formula InXAIyGaZN where x+y+z=1, 0 _< x _< 1, 0 5 y <_ 1, and 0 5 z <_ 1. Thus, as used herein, the term InAIGaN may refer to GaN, InN, A1N, AIGaN, AIInN, InGaN and/or AIInGaN unless otherwise specified or limited.
Accordingly, the terms "InAIGaN", "Group III-nitride material" and "nitride-based material" are used interchangeably throughout this specification.
Embodiments of the present invention are schematically illustrated as a high electron mobility transistor (HEMT) 10 in the cross-sectional view of Figure 1. The transistor 10 includes a substrate 12 that may be, for example, semi-insulating silicon carbide (SiC) of the 4H polytype. Other silicon carbide candidate polytypes including the 2H, 3C, 6H, and 15R
polytypes may be utilized. The term "semi-insulating" is used descriptively in a relative sense rather than in an absolute sense. In particular embodiments of the present invention, the silicon carbide bulk crystal may have a resistivity equal to or higher than about 1x105 52-cm at room temperature.
A buffer layer 13 on the substrate 12 provides an' appropriate crystalline transition between the substrate 12 and the remainder of the device. Buffer layer 13 may include one or more layers of InAIGaN. In particular embodiments, buffer layer 13 may include A1N or AIGaN. Silicon carbide has a much closer crystal lattice match to Group III
nitrides than does sapphire (A1203), which is a very common substrate material for Group III
nitride devices. The closer lattice match may result in Group III nitride films of higher quality than those generally available on sapphire. Silicon carbide also has a very high thermal 5 conductivity so that the total output power of Group III nitride devices on silicon carbide is, typically, not as limited by thermal dissipation of the substrate as in the case of the same devices formed on sapphire. Also, the availability of semi-insulating silicon carbide substrates may provide for device isolation and reduced parasitic capacitance.
Although silicon carbide is the preferred substrate material, embodiments of the 10 present invention may utilize any suitable substrate, such as sapphire, aluminum nitride, aluminum gallium nitride, gallium nitride, silicon, GaAs, LGO, ZnO, LAO, InP
and the like.
In some embodiments, an appropriate buffer layer also rnay be formed.
Suitable SiC substrates are manufactured by, for example, Cree, Inc., of Durham, N.C., the assignee of the present invention, and the methods for producing are described, for example, U. S. Patent Nos. Re. 34,861; 4,946,547; 5,200,022; and 6,218,680, the contents of which are incorporated herein by reference in their entirety. Similarly, techniques for epitaxial growth of Group III nitrides have been described in, for example, U.
S. Patent Nos.
5,210,051; 5,393,993; 5,523,589; and 5,292,501, the contents of which are also incorporated herein by reference' in their entirety.
Particular structures for GaN-based HEMTs are described, for example, in commonly assigned U.S. Patent 6,316,793, and U.S. application serial no. 09/904,333 filed July 12, 2001 for "ALUMINUM GALLIUM NITRIDE/GALLIUM NITRIDE HIGH ELECTRON
MOBILITY TRANSISTORS HAVING A GATE CONTACT ON A GALLIUM NITRIDE
BASED CAP SEGMENT AND METHODS OF FABRICATING SAME," U.S. provisional application serial no. 60/290,195 filed May 11, 2001 for "GROUP III NITRIDE
BASED
HIGH ELECTRON MOBILITY TRANSISTOR (HEMT) WITH BARRIER/SPACER
LAYER," United States Patent Application Serial No. 10/102,272, to Smorchkova et al., entitled "GROUP-III NITRIDE BASED HIGH ELECTRON MOBILITY TRANSISTOR
(HEMT) WITH BARRIER/SPACER LAYER" and United States Patent Application Serial No. 10/199,786, to Saxler, entitled "STRAIN BALANCED NITRIDE HETEROJUNCTION
TRANSISTORS AND METHODS OF FABRICATING STRAIN BALANCED NITRIDE
HETEROJUNCTION TRANSISTORS" the disclosures of which are hereby incorporated herein by reference in their entirety. Embodiments of the present invention may be incorporated into such structures and, therefore, should not be construed as limited to the particular structures described in detail herein.
Returning again to Figure 1, a transistor 10 includes a channel layer 14. In some embodiments of the present invention, the channel layer 14 includes InAIGaN.
In particular embodiments, the channel layer 14 includes AlxGa1_XN (0 _< x <_ 1). In some embodiments of the present invention, the channel layer 14 includes GaN. The channel layer 14 may be undoped and may be grown to a thickness of between about 50 and about 500 ~.
Thus, the channel layer 14 may be thinner than channel layers in conventional GaN HEMT
devices, which are typically greater than 500 A in thickness. In some of the embodiments described above, it may be desirable for the semiconductor crystal structure to be oriented in a Ga-polar (or Group III polar) orientation to enhance the effect of the piezoelectric quality of the material. However, many of the embodiments, including the embodiment of Figure 1, may be formed using N-polar or non-polar material without departing from the scope of the invention.
1 S A barrier layer 16 is provided on the channel layer 14. The barrier layer 16 may be a Group III-nitride having a bandgap larger than that of the channel layer 14.
Accordingly, the barrier layer 16 may be AIGaN, AIInGaN, AIInN and/or A1N. The barrier layer 16 may be at least about 10 nm thick, but is not so thick as to cause cracking or defect formation therein.
Moreover, the barrier layer 16 should be thin enough that it is completely depleted under equilibrium conditions.
Preferably, the barrier layer 16 is undoped or doped with activated donor atoms at a concentration of less than about 1 O19 Cm 3. In some embodiments, the barrier layer 16 may be delta-doped at a concentration of up to about 1 O13 Cm 2 at a distance of about 100 A from the interface between barrier layer 16 and channel layer 14. In some embodiments of the invention, the barrier layer 16 includes AIXGaI_XN where 0 < x < 1. In certain embodiments of the present invention, the barrier layer 16 includes AIGaN with an aluminum concentration of between about 5% and about 100%. In specific embodiments of the present invention, the aluminum concentration is greater than about 10%. The barrier layer 16 has a bandgap greater than that of the channel layer 14.
The barrier layer may also be provided with multiple layers as described in United States Patent Application Serial No. 10/102,272, to Smorchkova et al., entitled "GROUP-III
NITRIDE BASED HIGH ELECTRON MOBILITY TRANSISTOR (HEMT) WITH
BARRIER/SPACER LAYER" and U.S. Patent No. 6,316,793 entitled "Nitride Based Transistors on Semi-Insulating Silicon Carbide Substrates with Passivation Layer" issued November 13, 2001, the disclosures of which are incorporated herein by reference as if set forth fully herein. Thus, embodiments of the present invention should not be construed as limiting the barrier layer to a single layer but may include, for example, barrier layers having combinations of InAIGaN layers having various material compositions. For example, a GaN/A1N structure may be utilized to reduce or prevent alloy scattering.
An optional InAIGaN contact layer or cap layer (not shown) may be provided on the barrier layer 16 to facilitate the formation of contacts of the transistor 10.
An example of such a cap layer is disclosed in U.S. application serial no. 09/904,333 filed July 12, 2001 for "ALUMINUM GALLIUM NITRIDEIGALLIUM NITRIDE HIGH ELECTRON
MOBILITY TRANSISTORS HAVING A GATE CONTACT ON A GALLIUM NITRIDE
BASED CAP SEGMENT AND METHODS OF FABRICATING SAME," which is referenced above. In addition, there may be a compositionally graded transition layer (not shown) between the barrier layer 16 and the contact or cap layer. The source contact 18, the drain contact 20 and the gate contact 22 may be fabricated as described in U.S. Patent No.
6,316,793.
As discussed above, a 2DEG sheet charge region 15 is induced at the interface between channel layer 14 and barrier layer 16. In order to reduce the movement of carriers away from the channel layer 14, a region 32 having a high electric field is provided between the channel layer 14 and the buffer layer 13. In some embodiments, the high field is generated by charge transfer between an electron source layer 34 and a hole source layer 30 which are spaced apart by a distance "d" which defines the thickness of the high field region 32.
In some embodiments, including the embodiment illustrated in Figure 1, the electron source layer 34 may include a thin layer of a Group III-nitride material such as AlXGa1_XN (0 < x < 1) that is highly doped with donor (n-type) dopants, while the hole source layer 30 may include a thin layer of a Group III-nitride material such as AIXGaI_XN (0 < x < 1) that is highly doped with acceptor (p-type) dopants. The electron source layer 34 and the hole source layer 30 are spaced apart by a distance "d" that defines a high field region 32 therebetween. When the electron source layer 34 and the hole-source layer 30 are formed, chaxge transfer between the layers occurs to cause the Fermi levels of the layers to align (i. e.
to ensure that under equilibrium conditions, the average electron energy is the same throughout the structure). This charge transfer causes a depletion region to form between the electron source region and the hole source region. The chaxge transfer may fully deplete the electron source region and/or the hole source region. The depletion region is characterized by a high electric field directed away from the channel layer 14. The magnitude of the induced electric field is proportional to the doping levels in the electron source layer and the hole source layer. A built-in potential is developed between the electron source layer and the hole source layer that is proportional to the thickness of the~high field region (i. e. the distance between the electron source region and the hole source region. Accordingly, by selecting appropriate values for the thickness, doping level and spacing of the electron source layer 34 and the hole source layer 30, a potential barrier up to the bandgap (less the donor and acceptor ionization energies) may be formed. However, it may be preferable to provide a potential barrier somewhat less than the theoretical maximum, for example less than about 3eV for GaN (which has a nominal bandgap of about 3.SeV).
Moreover, the buffer 13 may be doped with deep acceptors as described in S.
Heikman et al., Growth of Fe-Doped Semi-insulating GaN by Metalorganic Chemical Vapor Deposition, Appl. Phys. Let. 81, pp. 439-441 (2002). Specific examples of co-doped layers are provided in U.S. Patent Application Serial No. entitled "Co-Doping for Fermi Level Control in Semi-Insulating Group III Nitrides" (Atty. Docket 5308-371), filed January 7, 2004 and assigned to the assignee of the present invention, the disclosure of which is incorporated herein by reference. The buffer could be doped with Fe or another deep acceptor.
This effect is illustrated in Figure 2, which shows illustrative graphs of charge (Figure 2(a)), electric field (Figure 2(b)) and voltage (Figure 2(c)) in the vicinity of a pair of thin, oppositely doped layers having high dopant concentrations. Graphs of band energies, voltages, electric fields and charge such as the graphs in Figure 2 are not intended to be to scale, nor are they graphs of actual measurements. Rather, they are exemplary graphs that are included merely to illustrate various characteristics of the structures in question.
Because the electron source layer is designed to be fully depleted, the layer is characterized by a fixed positive charge from the ionized donor atoms. In the illustration of Figure 2, the electron source layer and hole source layer axe modeled as thin, highly doped layers spaced a distance "d" apart. The electric field within the structure is obtained by integrating the charge density along the direction of interest.
Mathematically, the electric field E is given by the following equation:
E(x) - 1 ~ p (x)dx KS so where KS is the relative dielectric constant of the semiconductor material and so is the permittivity of free space. Since the structure is in equilibrium, the net charge density is assumed to be zero within the immediate vicinity of the electron source layer and hole source layer but nonzero within those layers. The resulting electric field is shown in Figure 4(b).
Namely, the field is approximately constant between the electron source layer and the hole source layer, and zero elsewhere. The electric potential V in the structure is given by the equation:
h(x) _ - ~ E(x)dx The electric potential in the structure is illustrated in Figure 2(c). As illustrated therein, the maximum value of the electric potential, called the built-in voltage and designated Vb;, is reached at the edge of the hole source layer 30.
Accordingly, the distance "d" between the electron source layer and the hole source layer and the magnitude of the electric field E collectively determine the magnitude of the potential barrier provided by the high field region 32.
As an example of a design methodology, consider a pair of two oppositely doped layers which are very thin compared to their separation. Assume both are have an identical sheet charge that is depleted. Thus, the sheet charge density in each layer is given as Nsheet=Psheet (both given in units of cm 2).
The electric field between the two sheets of charge is then (q x Psneet)/s where q is the elementary charge (1.602* 10-19C) and s is the dielectric constant of the material (about 9 8.85 * 10-14 F/cm for GaN). For GaN, the electric field would be about Psheet * (2x10-7 V-cm).
Thus, for a sheet charge density of 1012 cm z, the field would be about 2x105 V/cm.
The built in voltage is the product of the electric field with the separation distance d.
VbWd * (q * Psheet )/~
This voltage is necessarily less than Eg Ea Ed where Eg is the energy gap, Ea is the acceptor ionization energy relative to the valence band and Ed is the donor ionization energy relative to the conduction band. To ensure full depletion, a voltage for the barrier should be chosen to be safely below Eg Ea Ed.
So, if Vb; < (Eg Ea Ed)/q Then d x (q x Psheet)/E < (Eg-Ea Ed)/q d x Psheet x (2x10-7 V-cm) < (Eg Ea Ed)/q d x Psheet < Sx106x (Eg-Ea Ea)/q (V'lcrri 1) If we assume relatively shallow acceptors and donors, a 2V barrier may be an appropriate goal.
d x Psheet < 2x5x106/cm = 107 /cm d x Psheet < 1071cm x 104 ~m/cm d x Psneet < 1011 !~m/cm2 If we choose a sheet charge density that is small compared to the channel charge, but .
large enough for a field that may improve confinement, for example 1012 cm 2 then d <1011 ~,m/cm2 / Psneet or d<0.1 ~m In order to obtain a sheet density of 1012 cm 2 in the electron source layer 34 and the hole source layer 30, the semiconductor crystal may be delta doped. As is known in the art, delta doping refers to doping a semiconductor layer with a very high density of dopants in a 10 very thin region. For example, to form hole source layer 30, the semiconductor crystal of AlXGa1_XN may be doped with an acceptor such as Mg or Zn at an activated concentration of f about 1018 cm 3 for a depth of about 10 nm. Hole source layer 30 may be doped with deep level acceptor elements such as Fe or V. Alternatively, hole source layer 30 may be co-doped with deep level transition elements, such as Fe or V, along with shallow acceptor dopants, 15 such as Zn and/or Mg. Using shallow acceptors with smaller activation energies Ea may yield a larger maximum built-in voltage Vb;. However, if the material is overdoped, free acceptors could be generated which would adversely impact device performance. Also, it is undesirable to form a "camel hump" in the conduction band E~ that could trap electrons.
Thus, it may be preferable to keep Vb; fairly low and choose a dopant with a low memory effect in the growth system.
Similarly, the electron source layer may beg doped with Si, Ge or O atoms.
However, other forms of doping may be used in conjunction with thicker layers. For example, doping in the layers could be progressively graded or abrupt. Moreover, the electron source layer and the hole source layer may be thicker or thinner than 10 nm. In general, the electron source layer and hole source layer may each range in thickness from about 0.2 nm to about 100 nm. The electron source layer and the hole source layer do not have to have the same thickness or doping density.
Thus, for a 2V barrier, "d" may be less than about 0.1 ~.m. In general, depending on the desired barrier height and the doping levels used, the thickness "d" of the high field region 32 may range from about 10 nm to about 200 nm.
Depending on the desired barrier, different doping levels and spacings may be chosen.
In some embodiments, the barrier may have a potential height of less than about O.SV. In other embodiments, the barrier height may be about 1V or less. In still other embodiments, the barrier height may be about 2V or less. As discussed above, the limit on the barrier height is that it be less than (Eg Ea Ea).
In some embodiments, the electron source layer may include the 2DEG region induced at the interface of the barrier layer and the channel layer. In such embodiments, the 2DEG region should not be fully depleted by the hole source region. An example of such embodiments is shown in Figure 1A in which a hole source region 30 is formed beneath the channel layer 14. The 2DEG region 15 at the interface between channel layer 14 and barrier layer 16 acts as the electron source layer 34. Thus, the entire channel layer 14 may function as a high-field region 32 that opposes the movement of carriers away from the 2DEG region 15.
Figure 3 is a graph of energy level versus position (x) in portions of the transistor 10.
Because of the presence of aluminum in the crystal lattice, AIGaN has a wider bandgap than GaN. Thus, the interface between the channel layer 14 and the barrier layer 16 forms a heterostructure in which the conduction and valence bands E~ and E~ are offset. Charge is induced due to the piezoelectric effect and spontaneous doping. The conduction band E~ dips below the Fermi level Ef in the area of the channel layer 14 that is immediately adjacent to the barrier layer 16. Consequently, a two dimensional electron gas (2DEG) sheet charge region is induced at the heterojunction between the channel layer 14 and the barrier layer 16, while layer 16 is depleted of mobile carriers due to the shape of the conduction band.
The conductivity of this region is modulated by applying a voltage to the gate electrode 22. When a reverse voltage is applied, the conduction band in the vicinity of conduction layer 15 is elevated above the Fermi level, and a portion of the conduction layer 15 is depleted of carriers, thereby preventing the flow of current from the source 18 to the drain 20.
To oppose the movement of electrons away from the channel layer, an energy barrier is formed by inserting the electron source layer 34 and the hole source layer 30 between the channel layer 14 and the buffer layer 13. The electron source layer 34 and the hole source layer 30 are spaced apart by a distance "d" which defines a region 32 having a high electric field. The slope of the energy bands within the region 32 is directly related to the strength of the electric field in this region. As illustrated in Figure 3, the large slope of the conduction band Ec within the high field region 32 presents a large potential barrier that opposes the movement of electrons from the channel layer 14 toward the buffer layer 13.
More specifically, the potential barrier created by the high field region 32 tends to cause electrons in the 2DEG region not to migrate into the buffer region where they could become trapped or become less susceptible to influence by a gate voltage.
Other embodiments of the present invention are illustrated in Figure 4. As described in connection with structure 10 of Figure 1, structure 10A of Figure 4 includes a substrate 12, a buffer layer 13, a channel layer 14 and a barrier layer 16 which are formed as described above in connection with Figure 1. Structure 10A further includes an electron source region 34 and a high electric field region 32. As with the embodiments illustrated in Figure 1, electron source region 34 that may include a thin, highly doped semiconductor layer. In structure 10A, however, the hole source layer 30 is provided by a heterointerface between a first layer.38 that provides the high field region 32 and a second layer 36.
It will be tulderstood that the heterointerface between the first layer 38 and the second layer 36 may include an abrupt or graded junction. The second layer 36, which may include AlXGa1_XN (0 < x < 1), has a higher bandgap than the first layer 38. The second layer 36 may be undoped, lightly doped with shallow p-type dopants and/or doped with deep-level p-type dopants.
Accordingly, when the first and second layers 38 and 36 are formed, the region near the heterointerface between the first and second layers 38 and 36 is induced to become highly p-type due to piezoelectric band bending. Thus, even though the structure does not include a highly p-doped layer, a quasi-p-type region is induced at the interface between the first and second layers 38 and 36 that serves as a hole source region.
As with the embodiments described above, the transfer of carriers between the quasi-p-type region created at the interface between the first and second layers 38 and 36 and the electron source layer 34 creates a high field region 32 that serves as a barrier against electrons transiting away from the 2DEG region 15.
In some embodiments, the second layer 36 comprises InAIGaN. In particular embodiments, the second layer 36 may include AIXGaI_XN with 0.02 < x < 0.2.
The second layer 36 may also have a graded composition for lattice matching or strain relief. The second layer 36 may be from l Onm to 10~,m thick. Moreover, the second layer 36 may be omitted altogether if buffer layer 13 has a suitable aluminum composition such that an interface between buffer layer 13 and the first layer 38 forms a heterojunction capable of acting as a hole source layer.
An illustrative band diagram for the structure of Figure 4 is shown in Figure 5. As illustrated in Figure 5, a high field region 32, characterized by a steep positive slope of the conduction band, is formed between an electron source layer 34 and a hole source layer 30A
formed at an interface between high field region 32 and the second layer 36.
The electric field within the high field region 32 opposes the movement of carriers away from channel layer 14.
As discussed above, it may also be desirable to prevent as many carriers from the channel layer 14 from reaching the surface of a transistor device. Although the exposed surface of a transistor device is usually passivated, carrier trapping in interface states of a passivation layer may have a negative impact on the performance and/or lifetime of a microwave transistor.
Accordingly, in some embodiments of the invention, a potential barrier is formed in the structure to resist or oppose the movement of carriers away from the channel layer 14 towards the surface of the device. Figure 6 illustrates embodiments of the invention in which a potential barrier is formed between the barrier layer 16 and the upper surface 50 of a device 10B by means of a hole source layer 40 and an electron source layer 44 positioned sufficiently close to each other form a high field region 42 there between. As described above in connection with the devices illustrated in Figure l and Figure 4, device 10B
includes a substrate 12, a buffer layer 13, a channel layer 14 and a barrier layer 16. The electron source layer 44 may be formed on the barrier layer 16. The thickness and doping of the electron source layer 44 may be the same as described in connection with reference to the electron source layer 34 of Figure 1. The hole source layer 40 is formed in close proximity to the electron source layer 44 but spaced apart by a distance "d" that defines high field layer 42. An optional cap layer 46 may be formed on the hole source layer 40. A
passivation layer 52 covers the exposed upper surfaces of the device 10B. The passivation layer 52 may include SiN and/or Si02. The formation of passivation layers on GaN-based layers is well known in the art.
In order to form effective source and drain ohmic contacts 18, 20 it may be desirable to recess the contacts, for example by etching through the hole source layer 40, the high field layer 42 and the electron source layer 44 to expose a surface of barrier layer 16 prior to metallization as illustrated in Figure 6. Alternatively, in certain embodiments of the present invention, the etch extends only into high field layer 42 or electron source layer 44 prior to metallization as shown in Figures 10 and 8 respectively. The exposed surface may also be implanted with ions to provide a better surface for forming an ohmic contact.
An illustrative band diagram for the structure of Figure 6 is shown in Figure 7. As illustrated in Figure 7, a high field region 42, characterized by a steep negative slope of the conduction band, is formed between an electron source layer 44 and a hole source layer 40 in a device 10B. The electric field within the high field region opposes the movement of carriers away from the channel layer 14 towards the surface 50 of the device 10B.
As with the embodiments illustrated in Figure 4, the hole source layer 40 may be provided by a heterojunction interface between the high-field layer and a higher-bandgap layer. Such an embodiment is illustrated in Figure 8 in which an electron source layer 44 is formed on the barrier layer 16. A high field layer 42 is formed on the electron source layer 44 and a layer 48 having a narrower bandgap than the high field layer 42 forms an abrupt or graded heterojunction with the high field layer 42. The lower band-gap layer 48, which may include AIXGaI_XN (0 _< x < 1), may be undoped or lightly doped with p-type dopants.
Accordingly, when the layers are formed, the region near the heterointerface between layers 48 and 42 is induced to act as a hole source due to spontaneous and piezoelectric polarization charge. Thus, even though the structure does not include a highly p-doped layer, a quasi-p-type region 40 is induced at the interface between layers 42 and 48 which serves as a hole source region.
An illustrative band diagram of the device lOC is shown in Figure 9. As illustrated in Figure 9, a high field region 42 is formed due to charge transfer between electron source layer 44 and hole source region 40 that is induced at the interface between layers 42 and 48.
The carrier confining potential barriers described with reference to Figures 1 through 9 above may be provided in the same device to provide confinement of carriers both above and below the channel region of the device. An exemplary structure is shown in Figure 10.
Device structure lOD includes a potential barrier below the channel layer 14 (i. e. between chancel layer 14 and buffer layer 13) formed by the electron source layer 34 and the hole source layer 30 as well as a potential barrier above the channel layer 14 (i.
e. between the barrier layer 16 and the upper surface 50 of the device 10D) formed by the electron source layer 44 and the hole source layer 40. An illustrative band diagram for the structure of device lOD is shown in Figure 11. As is evident from Figure 11, large potential barriers are formed on both sides of the channel layer to oppose the movement of carriers away from the channel region in either direction. As with the embodiments described above, the hole source layers 30, 40 could be formed as thin layers doped with high concentrations of acceptors or they could be induced at heterojunction interfaces as described in connection with the embodiments of Figures 8 and 4.
Other embodiments of the present invention are illustrated in Figure 12. As described in connection with structure 10 of Figure 1, structure 10E of Figure 12 includes a substrate 12, a buffer layer 13, a channel layer 14 and a barrier layer 16 which are formed as described above in connection with Figure 1. Structure 10E further includes interface regions 30A and 34A between which a quantum well is formed. In structure 10E, the first layer 38 has a narrower band gap and larger lattice constant than the channel layer 14 and the second layer 36 so as to provide a quantum well that provides the barrier. In particular 5 embodiments of the present invention, the first layer 38 is InN and the channel layer 14 and second layer 36 are GaN. For an InN first layer 38, the layer may be approximately 1 monolayer thick (~3A). The charge anticipated with an InN/GaN interface is expected to be very high (>2E14 cm z), so no more than ~2 monolayers would be desired for a large barrier.
The interfaces 30A and 34A are the hole and electron source regions, respectively, each 10 posessing this very large charge density. Therefore, a very thin layer 38 is capable of producing a large barrier as previously described. Also, the InN layer should be kept thin enough so that there are no allowed energy levels formed within the quantum well that may act as electron or hole traps. Accordingly, for a GaN/InN/GaN structure, the InN should be kept below ~2 monolayers for this reason. For a GaN/InGaN/GaN (or AIGaN/GaN/AIGaN
15 or other InAIGaN/InAIGaN/InAIGaN) structure for a given barrier, the thickness would need to be increased approximately linearly as the band offset is decreased, but the maximum allowable thickness for forbidding quantum levels within the well scales only approximately as the square root - therefore a large discontinuity in band gap may be desirable. Interface regions 30A and 34A may each be either abrupt or graded.
20 In certain of the embodiments illustrated in Figure 12, the channel layer 14 may be a thin layer (~30-300 A) - just thick enough to contain the 2DEG and allow enough thickness to switch to high quality GaN during the growth. In embodiments where the layer 38 is InN, to keep the InN from decomposing during heating up to the subsequent GaN
growth temperatures, MBE or high pressure MOCVD may be utilized rather than conventional reduced pressure MOCVD.
An illustrative band diagram for the structure of Figure 12 is shown in Figure 13. As illustrated in Figure 13, a high field region 32, characterized by a steep positive slope of the conduction band, is formed by the quantum well provided by channel layer 14, the first layer 38 and the second layer 36. The electric field within the high field region 32 opposes the movement of carriers away from channel layer 14.
Embodiments of the present invention illustrated in Figure 12 provide a GaN/InGaN/GaN (including GaN/InN/GaN) structure and, therefore, may provide a channel that is a binary for reduced alloy scattering. Furthermore, the GaN layer 36 may be easier to grow than ternary or quaternary materials, so a thicker, lower dislocation density layer could be made, particularly if GaN substrates become available for use. Furthermore, the electron source and hole source layer densities at interfaces should be approximately equal and cancel, thus, potentially making design easier.
Method embodiments of the present invention are illustrated in Figures 16-18.
As illustrated in Figure 16, a method according to embodiments of the present invention includes forming a chamiel region (block 210) and forming an energy barrier that opposes the movement of carriers away from the channel region (block 215). Some embodiments of the invention include forming a channel region and forming an energy barrier that opposes the movement of carriers away from the channel region on each side of the channel region.
In some embodiments illustrated in Figure 17, forming an energy barrier includes forming an electron source layer (block 220), forming a high field region (block 230) and forming a hole source layer (block 240). In some embodiments, the channel layer may be formed on the electron source layer. In other embodiments, the electron source layer may be formed after formation of the chamlel layer.
In particular embodiments illustrated in Figure 18, a hole source layer is formed (block 225), a high field region is formed on the hole source layer (block 235), and an electron source layer is formed on the high field region (block 245). A
channel layer is formed on the electron source layer (blocle 255). For HEMT structures, a barrier layer may be formed on the channel layer in order to facilitate generation of a 2DEG
region between the channel layer and the barrier layer.
In other embodiments, a channel layer is formed, an electron source layer is formed on the channel layer, a high field region is formed on the electron source layer and a hole source layer is formed on the high field region.
The steps of forming a channel layer, forming an electron source layer, forming a high field region and forming a hole source layer are described in detail above. In particular, the step of forming an electron source layer may include delta-doping a thin layer of a nitride-based crystal with donor (n-type) impurities. For example, as discussed above, an electron source layer may be formed by doping a semiconductor crystal with a concentration of dopant atoms of about 1018 cm 3 for a thickness of about 10 nm. Similarly, the step of forming a hole source layer may include delta-doping a thin layer of a nitride-based crystal with acceptor (p-type) impurities. As discussed above, the electron and hole source layers may be formed thicker or thinner than 10 nm. Moreover, the electron and hole source layers do not have to have the same thickness and/or doping levels.
Instead of forming an intentionally doped layer, the step of forming an electron source layer may be accomplished simultaneously with the formation of a 2DEG at a GaN/AIGaN
interface. That is, the 2DEG region may act as the electron source layer for purposes of certain embodiments. Similarly, the step of forming a hole source layer may be accomplished by the formation of a heterointerface that acts as an acceptor-doped region due to piezoelectric effects as discussed above.
Exemplary embodiments described herein having heterostructures as a hole or electron source are illustrated with respect to Ga-polar epitaxial layers. For exemplary embodiments relying on doping to provide a hole and/or source layer, such structures would be the same for non-polar or partially Ga polar. However, typically, non-polar structures would not be able to take advantage of heterointerface polarization doping.
Embodiments of the present invention employing N-polar structures would look different in terms of the heterostructure layers, although the same principles apply, just reversed.
In the drawings and specification, there have been disclosed typical embodiments of the invention, and, although specific terms have been employed, they have been used in a generic and descriptive sense only and not for purposes of limitation, the scope of the invention being set forth in the following claims.
GaAs based HEMTs have become the standard for signal amplification in civil and military radar, handset cellular, and satellite communications. GaAs has a higher electron mobility (approximately 6000 cm2/V-s) and a lower source resistance than Si, which may allow GaAs based devices to function at higher frequencies. However, GaAs has a relatively small bandgap (1.42 eV at room temperature) and relatively small breakdown voltage, which may prevent GaAs based HEMTs from providing high power at high frequencies.
In light of the difficulties presented by Si and GaAs, interest in high power, high temperature and/or high frequency applications and devices has turned to wide bandgap semiconductor materials such as silicon carbide (2.996 eV for alpha SiC at room temperature) and the Group III nitrides (e.g., 3.36 eV for GaN at room temperature). These materials typically have higher electric field breakdown strengths and higher electron saturation velocities as compared to gallium arsenide and silicon.
A device of particular interest for high power and/or high frequency applications is the high electron mobility transistor (HEMT), which is also known as a modulation doped field effect transistor (MODFET) or a Heterostructure Field Effect Transistor (HFET). These devices may offer operational advantages under a number of circumstances. They are typically characterized by the presence of a two-dimensional electron gas (2DEG) formed at the heterojunction of two semiconductor materials with different bandgap energies, where the smaller bandgap material has a higher electron affinity compared to the larger bandgap material. The 2DEG, which forms due to the presence of an accumulation layer in the smaller bandgap material, can contain a very high sheet electron concentration in excess of, for example, 1013 carriers/cm2 even though the material is nominally undoped.
Additionally, electrons that originate in the wider-bandgap semiconductor transfer to the 2DEG, allowing a high electron mobility due to reduced ionized impurity scattering.
This combination of high carrier concentration and high carrier mobility can give the HEMT a very large transconductance and may provide a performance advantage over metal-semiconductor field effect transistors (MESFETs) for high-frequency applications, although MESFETs continue to be suitable for certain applications based on factors such as cost and reliability.
High electron mobility transistors fabricated in the gallium nitride (GaN) material system have the potential to generate large amounts of RF power because of the combination of material characteristics that includes the aforementioned high breakdown fields, their wide bandgaps, large conduction band offset, and/or high saturated electron drift velocity. In addition, polarization of GaN-based materials contributes to the accumulation of carriers in the 2DEG region.
GaN-based HEMTs have already been demonstrated. U.S. Patent No. 6,316,793, to Sheppard et al., which is commonly assigned and is incorporated herein by reference, describes a HEMT device having a semi-insulating silicon carbide substrate, an aluminum nitride buffer layer on the substrate, an insulating gallium nitride layer on the buffer layer, an aluminum gallium nitride barrier layer on the gallium nitride layer, and a passivation layer on the aluminum gallium nitride active structure.
Improvements in the manufacturing of GaN semiconductor materials have focused interest on the development of GaN HEMTs for high frequency, high temperature and high power applications. GaN-based materials have large bandgaps, and high peak and saturation electron velocity values [B. Belmont, K. Kim and M. Shur, J.Appl.Phys. 74, 1818 (1993)].
GaN HEMTs can also have 2DEG sheet densities in excess of 10131cm2 and relatively high electron mobility (up to 2000 cm2/V-s) [R. Gaslca, J.W. Yang, A. Osinsky, Q.
Chen, M.A.
Khan, A.O. Orlov, G.L. Snider and M.S. Shur, Appl.Phys.Lett., 72, 707 (1998)].
These characteristics may allow GaN HEMTs to provide high power at higher frequencies.
A conventional GaN HEMT structure 110 is illustrated in Figure 14. A channel layer 114 is formed on buffer layer 113 on a substrate 112. A barrier layer 116 is formed on the channel layer 114. A source electrode 118 and a drain electrode 120 form ohmic contacts through the surface of the barrier layer 116 to the electron layer that is present at the top of the channel layer 114. A gate electrode 122 forms a non-ohmic contact to the surface of the barrier layer 116.
Typically, the channel layer 114 includes GaN while barrier layer 116 includes AIGaN. Because of the presence of aluminum in the crystal lattice, AIGaN has a wider bandgap than GaN. Thus, the interface between a GaN chamiel layer 114 and an AIGaN
barrier layer 116 forms a heterostructure or heterojunction where energy bands are deformed due to, for example, Fermi level alignment and polarization in the material.
Figure 15 is an exemplary band diagram showing the energy levels in the device along a portion of section I-I' of Figure 14. As illustrated in Figure 14, because the barrier layer 116 has a lower electron affinity (~ than the channel layer 114, when the Fermi levels in the materials align due to charge transfer, the energy bands of the channel layer 114 are shifted upwards, while those of the barrier layer are shifted downwards. As shown in Figure 15, using properly designed materials, the conduction band E~ dips below the Fermi level (Ef) in the area of the channel layer 114 that is immediately adjacent to barrier layer 116, forming a narrow accumulation region. Consequently, a two dimensional electron gas (2DEG) sheet charge region 115 is induced in the accumulation region at the heterojunction between the channel layer 114 and the barrier layer 116. The barrier layer 116 is made sufficiently thin so as to be depleted of mobile carriers by the junction formed with the gate 122 and the resulting shape of the conduction band.
In addition, in a nitride-based device, the conduction and valence bands in the barrier layer 116 are further distorted due to polarization effects. This very important property of the heterostructures in the III-Nitride system may be essential for the high performance of the GaN HEMT. In addition to the accumulation of electrons due to the bandgap differential and band offset between the barrier and channel layers, the total number of free electrons is enhanced greatly by pseudomorphic strain in the barrier layer relative to the channel. Due to localized piezoelectric effects, the strain causes an enhanced electric field and a higher electron concentration than would, typically, be possible were the strain not present.
Electrons in the 2DEG sheet charge region 115 demonstrate high carriex mobility.
Moreover, because the sheet charge region is extremely thin, the carriers are subject to reduced impurity scattering that may improve the device's noise characteristics.
The source to drain conductivity of this device structure is modulated by applying a voltage to the gate electrode 122. When a reverse voltage is applied, the conduction band beneath the gate is elevated, with the result that the conduction band E~ in the vicinity of the sheet charge region 115 becomes elevated above the Fermi level, and a portion of the sheet charge region 115 is depleted of carriers, thereby preventing or reducing the flow of current from source 118 to drain 120.
By forming the barrier layer 116 from A1N, certain advantages can be achieved.
The 2.4% lattice mismatch between A1N (AlyGal_yN for y=1) and GaN results in an increased and even maximum possible piezoelectric charge at the interface between the two layers. Using an A1N barrier layer also reduces the piezoelectric scattering between the layers that can limit the 2DEG mobility.
However, the high lattice mismatch between A1N and GaN dictates that the thickness of the A1N layer should be less than 50 ~. If the layer is thicker, the device can experience problems with its ohmic contacts, the material quality in the layer begins to degrade, the device's reliability decreases, and the material is more difficult to grow.
However, a HEMT
with a SOA or less A1N layer may be susceptible to high gate leakage.
Although GaN-based HEMTs have demonstrated exceptional power densities, a number of technical challenges still remain to be overcome before the devices can achieve commercial success. For example, one problem that may limit the performance and lifetime of certain GaN-based HEMTs is free carrier trapping, which may occur when carriers migrate away from the 2DEG region and become trapped in a surface dielectric region or in a buffer region beneath the channel. Such trapping may result in degradation in performance and/or reliability of a device.
Some attempts have been made to improve confinement of carriers within a HEMT
channel by providing a second heterojunction below the channel - a so-called Double Heterostructure HEMT or DH-HEMT. However, in general, the amount of confinement due to the heterobarrier (which is a function of the difference in electron affinity between a wide-bandgap layer and the narrower-bandgap channel) may not be sufficiently large to result in effective confinement. Moreover, in a highly polarized material such as c-plane GaN, the polarization charges present in the material may reduce the confinement effect of the heterobarrier. Thus, in nitride-based transistor devices, the mere presence of a heterojunction alone below the channel may not~be sufficient to effectively prevent carriers from migrating away from the 2DEG region into the buffer region where they can become trapped.
Moreover, the structure of a DH-HEMT provides no additional barrier against surface trapping effects.
Another problem associated with the transit of carriers away from the channel region is linearity. When carriers are not confined to the channel, the ability to control their action via the applied gate voltage may be reduced, resulting in undesirable nonlinear transconductance characteristics.
The problems associated with free carrier trapping may also affect the performance of other types of nitride field effect transistors, such as GaN-based MESFETs.
SUMMARY OF THE INVENTION
Embodiments of the present invention provide nitride-based field effect transistors having a substrate, a channel layer that includes InAIGaN formed on the substrate;
source and drain ohmic contacts in electrical communication with the channel layer;
and a gate contact formed on the channel layer. At least one energy barrier is formed between the channel layer and the substrate or between the channel layer and a surface of the device opposite the substrate. The energy barrier may include an electron source layer in proximity with a hole source layer. The energy barrier has an associated electric field directed away from the channel layer. The energy barrier may arise due to charge transfer between the electron source layer and the hole source layer and may have a peak electric field in excess of about 2x105 V/cm.
Particular embodiments of the invention provide a HEMT capable of high-frequency operation that includes a substrate; a channel layer that includes InAIGaN
formed on the substrate, a barrier layer that includes InAIGaN formed on the channel layer, the barrier layer having a bandgap greater than a bandgap of the channel layer. The barrier layer and the channel layer cooperatively induce a two-dimensional electron gas at an interface between the channel layer and the barrier layer. At least one energy barrier is formed adjacent the barrier layer and/or the channel layer, the energy barrier includes an electron source layer in proximity with a hole source layer.
In certain embodiments, the electron source layer includes a layer doped with n-type dopants. In other embodiments, the electron source layer includes a heterointerface between a first InAIGaN layer and a second InAIGaN layer.
In certain embodiments the electron source layer includes a heterointerface between the channel layer and the barrier layer.
The hole source layer may include a layer doped with p-type dopants. In certain embodiments, the hole source layer includes a layer co-doped with deep-level transition elements and shallow acceptor dopants, or doped with deep level acceptor dopants.
Alternatively, the hole source layer may include a heterointerface between a first InAIGaN
layer and a second InAIGaN layer.
The electron source layer and the hole source layer may or may not be fully depleted under equilibrium conditions.
An energy barrier according to embodiments of the present invention may provide a built-in potential barrier in excess of about O.SV. In particular embodiments, the energy barrier may provide a built-in potential barrier in excess of about 1 V. In further embodiments, the energy barrier may provide a built-in potential barrier in excess of about 2V.
Embodiments of the present invention also include forming a channel region and forming an energy barrier that opposes the movement of carriers away from the channel region. Some embodiments of the invention include forming a channel region and forming an energy barrier that opposes the movement of carriers away from the channel region on each side of the channel region.
In some embodiments, forming an energy barrier includes forming an electron source layer, a hole source layer, and a high field region between the electron source layer and the hole source layer. In some embodiments, the channel layer may be formed on the electron source layer. In other embodiments, the electron source layer may be formed after formation of the channel layer.
In particular embodiments, a hole source layer is formed, a high field region is formed on the hole source layer, and an electron source layer is formed on the high field region. A
channel layer is formed on the electron source layer. For HEMT structures, a barrier layer may be formed on the channel layer in order to facilitate generation of a 2DEG
region between the channel layer and the barrier layer.
In other embodiments, a channel layer is formed, an electron source layer is formed on the channel layer, a high field region is formed on the electron source layer and a hole source layer is formed on the high field region.
In still further embodiments of the present invention, the built-in potential is generated by a quantum well adjacent the channel layer. The quantum well may be provided by a first nitride layer adjacent the channel layer and a second Group III-nitride based layer adjacent the first nitride layer and opposite the channel layer. The first nitride layer has a band gap that is narrower than a band gap of the channel layer and a lattice constant that is larger than a lattice constant of the channel layer, and the second Group III-nitride based layer has a band gap and a lattice constant that are substantially the same as the band gap and lattice constant of the channel layer.
In certain embodiments of the present invention, the first nitride layer is InN and the channel layer and second Group III-nitride based layer are GaN. The first nitride layer may have a thickness of about one or two monolayers. The channel layer may have a thickness of from about 30 ~ to about 300 ~.
DESCRIPTION OF THE DRAWINGS
,.
Figure 1 is a schematic drawing showing a transistor structure according to embodiments of the present invention.
Figure 1A is a schematic drawing showing a transistor structure according to further embodiments of the present invention.
Figure 2 is an illustrative graph showing (a) the charge density, (b) electric field and (c) electric potential within a region of the structure of Figure 1.
Figure 3 is an illustrative graph -of the band diagram of a region within the embodiments illustrated in Figure 1.
Figure 4 is a schematic drawing showing a transistor structure according to further embodiments of the present invention.
Figure 5 is an illustrative graph of the band diagram of a region within the embodiments illustrated in Figure 4.
Figure 6 is a schematic drawing showing a transistor structure according to further embodiments of the present invention.
Figure 7 is an illustrative graph of the band diagram of a region within the embodiments illustrated in Figure 6.
Figure 8 is a schematic drawing showing a transistor structure according to further embodiments of the present invention.
Figure 9 is an illustrative graph of the band diagram of a region within the embodiments illustrated in Figure 8.
Figure 10 is a schematic drawing showing a transistor structure according to further embodiments of the present invention.
Figure 11 is an illustrative graph of the band diagram of a region within the embodiments illustrated in Figure 10.
Figure 12 is a schematic drawing showing a transistor structure according to further embodiments of the present invention.
Figure 13 is an illustrative graph of the band diagram of a region within the embodiments illustrated in Figure 12.
Figure 14 is a schematic diagram of a prior art HEMT structure.
Figure 15 is an illustrative graph of the band diagram of a region within the structure illustrated in Figure 14.
Figures 16-18 are flowcharts illustrating operations according to further embodiments of the invention.
DETAILED DESCRIPTION
The present invention will now be described more fully with reference to the accompanying drawings in which some embodiments of the invention are shown.
This invention may, however, be embodied in many different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. Like numbers refer to like elements throughout.
Furthermore, the various layers and regions illustrated in the figures are illustrated schematically. Accordingly, the present invention is not limited to the relative size and spacing illustrated in the accompanying figures. As will also be appreciated by those of skill in the art, references herein to a layer formed "on" a substrate or other layer may refer to the layer formed directly on the substrate or other layer or on an intervening layer or layers formed on the substrate or other layer. As used herein the term "and/or"
includes any and all combinations of one or more of the associated listed items.
It will be understood that although the terms first, second, etc. may be used herein to describe various regions, layers, and/or sections, these regions, layers, and/or sections should not be limited by these terms. These terms are only used to distinguish one region, layer, or section from another region, layer, or section. Thus, a first region, layer, or section discussed below could be termed a second region, layer, or section, and similarly, a second without departing from the teachings of the present invention.
As discussed above, confinement of carriers in the channel is an important concern in the design of a nitride-based field effect transistor. Embodiments of the present invention may provide enhanced confinement of carriers through the inclusion of a high-field region on one or both sides of a channel. The electric field in the high field region may be generated by the transfer of charge between an electron source region and a hole source region. The electric field in the high field region is directed away from the channel.
Thus, the electric field opposes the movement of negatively charged electrons away from the channel. (In general, the direction of an electric field is defined by the direction of electric force acting on a positively charged particle.) As used herein, the term "Group III nitride" refers to those semiconducting compounds formed between nitrogen and the elements in Group III of the periodic table, usually aluminum (Al), gallium (Ga), and/or indium (In). The term also refers to ternary and quaternary compounds such as AIGaN and AIInGaN. As is well understood by those in this art, the Group III elements can combine with nitrogen to form binary (e.g., GaN), ternary (e.g., AIGaN, AIInN), and quaternary (e.g., AIInGaN) compounds. These compounds all have empirical formulas in which one mole of nitrogen is combined with a total of one mole of the Group III elements. Accordingly, formulas such as AIXGaI_XN where 0 S x _< 1 are often used to describe them. For brevity, when the term AIInGaN is used herein without specification of relative percentages for the Group III elements (Al, In and Ga), it will be understood to refer to a compound of the general formula InXAIyGaZN where x+y+z=1, 0 _< x _< 1, 0 5 y <_ 1, and 0 5 z <_ 1. Thus, as used herein, the term InAIGaN may refer to GaN, InN, A1N, AIGaN, AIInN, InGaN and/or AIInGaN unless otherwise specified or limited.
Accordingly, the terms "InAIGaN", "Group III-nitride material" and "nitride-based material" are used interchangeably throughout this specification.
Embodiments of the present invention are schematically illustrated as a high electron mobility transistor (HEMT) 10 in the cross-sectional view of Figure 1. The transistor 10 includes a substrate 12 that may be, for example, semi-insulating silicon carbide (SiC) of the 4H polytype. Other silicon carbide candidate polytypes including the 2H, 3C, 6H, and 15R
polytypes may be utilized. The term "semi-insulating" is used descriptively in a relative sense rather than in an absolute sense. In particular embodiments of the present invention, the silicon carbide bulk crystal may have a resistivity equal to or higher than about 1x105 52-cm at room temperature.
A buffer layer 13 on the substrate 12 provides an' appropriate crystalline transition between the substrate 12 and the remainder of the device. Buffer layer 13 may include one or more layers of InAIGaN. In particular embodiments, buffer layer 13 may include A1N or AIGaN. Silicon carbide has a much closer crystal lattice match to Group III
nitrides than does sapphire (A1203), which is a very common substrate material for Group III
nitride devices. The closer lattice match may result in Group III nitride films of higher quality than those generally available on sapphire. Silicon carbide also has a very high thermal 5 conductivity so that the total output power of Group III nitride devices on silicon carbide is, typically, not as limited by thermal dissipation of the substrate as in the case of the same devices formed on sapphire. Also, the availability of semi-insulating silicon carbide substrates may provide for device isolation and reduced parasitic capacitance.
Although silicon carbide is the preferred substrate material, embodiments of the 10 present invention may utilize any suitable substrate, such as sapphire, aluminum nitride, aluminum gallium nitride, gallium nitride, silicon, GaAs, LGO, ZnO, LAO, InP
and the like.
In some embodiments, an appropriate buffer layer also rnay be formed.
Suitable SiC substrates are manufactured by, for example, Cree, Inc., of Durham, N.C., the assignee of the present invention, and the methods for producing are described, for example, U. S. Patent Nos. Re. 34,861; 4,946,547; 5,200,022; and 6,218,680, the contents of which are incorporated herein by reference in their entirety. Similarly, techniques for epitaxial growth of Group III nitrides have been described in, for example, U.
S. Patent Nos.
5,210,051; 5,393,993; 5,523,589; and 5,292,501, the contents of which are also incorporated herein by reference' in their entirety.
Particular structures for GaN-based HEMTs are described, for example, in commonly assigned U.S. Patent 6,316,793, and U.S. application serial no. 09/904,333 filed July 12, 2001 for "ALUMINUM GALLIUM NITRIDE/GALLIUM NITRIDE HIGH ELECTRON
MOBILITY TRANSISTORS HAVING A GATE CONTACT ON A GALLIUM NITRIDE
BASED CAP SEGMENT AND METHODS OF FABRICATING SAME," U.S. provisional application serial no. 60/290,195 filed May 11, 2001 for "GROUP III NITRIDE
BASED
HIGH ELECTRON MOBILITY TRANSISTOR (HEMT) WITH BARRIER/SPACER
LAYER," United States Patent Application Serial No. 10/102,272, to Smorchkova et al., entitled "GROUP-III NITRIDE BASED HIGH ELECTRON MOBILITY TRANSISTOR
(HEMT) WITH BARRIER/SPACER LAYER" and United States Patent Application Serial No. 10/199,786, to Saxler, entitled "STRAIN BALANCED NITRIDE HETEROJUNCTION
TRANSISTORS AND METHODS OF FABRICATING STRAIN BALANCED NITRIDE
HETEROJUNCTION TRANSISTORS" the disclosures of which are hereby incorporated herein by reference in their entirety. Embodiments of the present invention may be incorporated into such structures and, therefore, should not be construed as limited to the particular structures described in detail herein.
Returning again to Figure 1, a transistor 10 includes a channel layer 14. In some embodiments of the present invention, the channel layer 14 includes InAIGaN.
In particular embodiments, the channel layer 14 includes AlxGa1_XN (0 _< x <_ 1). In some embodiments of the present invention, the channel layer 14 includes GaN. The channel layer 14 may be undoped and may be grown to a thickness of between about 50 and about 500 ~.
Thus, the channel layer 14 may be thinner than channel layers in conventional GaN HEMT
devices, which are typically greater than 500 A in thickness. In some of the embodiments described above, it may be desirable for the semiconductor crystal structure to be oriented in a Ga-polar (or Group III polar) orientation to enhance the effect of the piezoelectric quality of the material. However, many of the embodiments, including the embodiment of Figure 1, may be formed using N-polar or non-polar material without departing from the scope of the invention.
1 S A barrier layer 16 is provided on the channel layer 14. The barrier layer 16 may be a Group III-nitride having a bandgap larger than that of the channel layer 14.
Accordingly, the barrier layer 16 may be AIGaN, AIInGaN, AIInN and/or A1N. The barrier layer 16 may be at least about 10 nm thick, but is not so thick as to cause cracking or defect formation therein.
Moreover, the barrier layer 16 should be thin enough that it is completely depleted under equilibrium conditions.
Preferably, the barrier layer 16 is undoped or doped with activated donor atoms at a concentration of less than about 1 O19 Cm 3. In some embodiments, the barrier layer 16 may be delta-doped at a concentration of up to about 1 O13 Cm 2 at a distance of about 100 A from the interface between barrier layer 16 and channel layer 14. In some embodiments of the invention, the barrier layer 16 includes AIXGaI_XN where 0 < x < 1. In certain embodiments of the present invention, the barrier layer 16 includes AIGaN with an aluminum concentration of between about 5% and about 100%. In specific embodiments of the present invention, the aluminum concentration is greater than about 10%. The barrier layer 16 has a bandgap greater than that of the channel layer 14.
The barrier layer may also be provided with multiple layers as described in United States Patent Application Serial No. 10/102,272, to Smorchkova et al., entitled "GROUP-III
NITRIDE BASED HIGH ELECTRON MOBILITY TRANSISTOR (HEMT) WITH
BARRIER/SPACER LAYER" and U.S. Patent No. 6,316,793 entitled "Nitride Based Transistors on Semi-Insulating Silicon Carbide Substrates with Passivation Layer" issued November 13, 2001, the disclosures of which are incorporated herein by reference as if set forth fully herein. Thus, embodiments of the present invention should not be construed as limiting the barrier layer to a single layer but may include, for example, barrier layers having combinations of InAIGaN layers having various material compositions. For example, a GaN/A1N structure may be utilized to reduce or prevent alloy scattering.
An optional InAIGaN contact layer or cap layer (not shown) may be provided on the barrier layer 16 to facilitate the formation of contacts of the transistor 10.
An example of such a cap layer is disclosed in U.S. application serial no. 09/904,333 filed July 12, 2001 for "ALUMINUM GALLIUM NITRIDEIGALLIUM NITRIDE HIGH ELECTRON
MOBILITY TRANSISTORS HAVING A GATE CONTACT ON A GALLIUM NITRIDE
BASED CAP SEGMENT AND METHODS OF FABRICATING SAME," which is referenced above. In addition, there may be a compositionally graded transition layer (not shown) between the barrier layer 16 and the contact or cap layer. The source contact 18, the drain contact 20 and the gate contact 22 may be fabricated as described in U.S. Patent No.
6,316,793.
As discussed above, a 2DEG sheet charge region 15 is induced at the interface between channel layer 14 and barrier layer 16. In order to reduce the movement of carriers away from the channel layer 14, a region 32 having a high electric field is provided between the channel layer 14 and the buffer layer 13. In some embodiments, the high field is generated by charge transfer between an electron source layer 34 and a hole source layer 30 which are spaced apart by a distance "d" which defines the thickness of the high field region 32.
In some embodiments, including the embodiment illustrated in Figure 1, the electron source layer 34 may include a thin layer of a Group III-nitride material such as AlXGa1_XN (0 < x < 1) that is highly doped with donor (n-type) dopants, while the hole source layer 30 may include a thin layer of a Group III-nitride material such as AIXGaI_XN (0 < x < 1) that is highly doped with acceptor (p-type) dopants. The electron source layer 34 and the hole source layer 30 are spaced apart by a distance "d" that defines a high field region 32 therebetween. When the electron source layer 34 and the hole-source layer 30 are formed, chaxge transfer between the layers occurs to cause the Fermi levels of the layers to align (i. e.
to ensure that under equilibrium conditions, the average electron energy is the same throughout the structure). This charge transfer causes a depletion region to form between the electron source region and the hole source region. The chaxge transfer may fully deplete the electron source region and/or the hole source region. The depletion region is characterized by a high electric field directed away from the channel layer 14. The magnitude of the induced electric field is proportional to the doping levels in the electron source layer and the hole source layer. A built-in potential is developed between the electron source layer and the hole source layer that is proportional to the thickness of the~high field region (i. e. the distance between the electron source region and the hole source region. Accordingly, by selecting appropriate values for the thickness, doping level and spacing of the electron source layer 34 and the hole source layer 30, a potential barrier up to the bandgap (less the donor and acceptor ionization energies) may be formed. However, it may be preferable to provide a potential barrier somewhat less than the theoretical maximum, for example less than about 3eV for GaN (which has a nominal bandgap of about 3.SeV).
Moreover, the buffer 13 may be doped with deep acceptors as described in S.
Heikman et al., Growth of Fe-Doped Semi-insulating GaN by Metalorganic Chemical Vapor Deposition, Appl. Phys. Let. 81, pp. 439-441 (2002). Specific examples of co-doped layers are provided in U.S. Patent Application Serial No. entitled "Co-Doping for Fermi Level Control in Semi-Insulating Group III Nitrides" (Atty. Docket 5308-371), filed January 7, 2004 and assigned to the assignee of the present invention, the disclosure of which is incorporated herein by reference. The buffer could be doped with Fe or another deep acceptor.
This effect is illustrated in Figure 2, which shows illustrative graphs of charge (Figure 2(a)), electric field (Figure 2(b)) and voltage (Figure 2(c)) in the vicinity of a pair of thin, oppositely doped layers having high dopant concentrations. Graphs of band energies, voltages, electric fields and charge such as the graphs in Figure 2 are not intended to be to scale, nor are they graphs of actual measurements. Rather, they are exemplary graphs that are included merely to illustrate various characteristics of the structures in question.
Because the electron source layer is designed to be fully depleted, the layer is characterized by a fixed positive charge from the ionized donor atoms. In the illustration of Figure 2, the electron source layer and hole source layer axe modeled as thin, highly doped layers spaced a distance "d" apart. The electric field within the structure is obtained by integrating the charge density along the direction of interest.
Mathematically, the electric field E is given by the following equation:
E(x) - 1 ~ p (x)dx KS so where KS is the relative dielectric constant of the semiconductor material and so is the permittivity of free space. Since the structure is in equilibrium, the net charge density is assumed to be zero within the immediate vicinity of the electron source layer and hole source layer but nonzero within those layers. The resulting electric field is shown in Figure 4(b).
Namely, the field is approximately constant between the electron source layer and the hole source layer, and zero elsewhere. The electric potential V in the structure is given by the equation:
h(x) _ - ~ E(x)dx The electric potential in the structure is illustrated in Figure 2(c). As illustrated therein, the maximum value of the electric potential, called the built-in voltage and designated Vb;, is reached at the edge of the hole source layer 30.
Accordingly, the distance "d" between the electron source layer and the hole source layer and the magnitude of the electric field E collectively determine the magnitude of the potential barrier provided by the high field region 32.
As an example of a design methodology, consider a pair of two oppositely doped layers which are very thin compared to their separation. Assume both are have an identical sheet charge that is depleted. Thus, the sheet charge density in each layer is given as Nsheet=Psheet (both given in units of cm 2).
The electric field between the two sheets of charge is then (q x Psneet)/s where q is the elementary charge (1.602* 10-19C) and s is the dielectric constant of the material (about 9 8.85 * 10-14 F/cm for GaN). For GaN, the electric field would be about Psheet * (2x10-7 V-cm).
Thus, for a sheet charge density of 1012 cm z, the field would be about 2x105 V/cm.
The built in voltage is the product of the electric field with the separation distance d.
VbWd * (q * Psheet )/~
This voltage is necessarily less than Eg Ea Ed where Eg is the energy gap, Ea is the acceptor ionization energy relative to the valence band and Ed is the donor ionization energy relative to the conduction band. To ensure full depletion, a voltage for the barrier should be chosen to be safely below Eg Ea Ed.
So, if Vb; < (Eg Ea Ed)/q Then d x (q x Psheet)/E < (Eg-Ea Ed)/q d x Psheet x (2x10-7 V-cm) < (Eg Ea Ed)/q d x Psheet < Sx106x (Eg-Ea Ea)/q (V'lcrri 1) If we assume relatively shallow acceptors and donors, a 2V barrier may be an appropriate goal.
d x Psheet < 2x5x106/cm = 107 /cm d x Psheet < 1071cm x 104 ~m/cm d x Psneet < 1011 !~m/cm2 If we choose a sheet charge density that is small compared to the channel charge, but .
large enough for a field that may improve confinement, for example 1012 cm 2 then d <1011 ~,m/cm2 / Psneet or d<0.1 ~m In order to obtain a sheet density of 1012 cm 2 in the electron source layer 34 and the hole source layer 30, the semiconductor crystal may be delta doped. As is known in the art, delta doping refers to doping a semiconductor layer with a very high density of dopants in a 10 very thin region. For example, to form hole source layer 30, the semiconductor crystal of AlXGa1_XN may be doped with an acceptor such as Mg or Zn at an activated concentration of f about 1018 cm 3 for a depth of about 10 nm. Hole source layer 30 may be doped with deep level acceptor elements such as Fe or V. Alternatively, hole source layer 30 may be co-doped with deep level transition elements, such as Fe or V, along with shallow acceptor dopants, 15 such as Zn and/or Mg. Using shallow acceptors with smaller activation energies Ea may yield a larger maximum built-in voltage Vb;. However, if the material is overdoped, free acceptors could be generated which would adversely impact device performance. Also, it is undesirable to form a "camel hump" in the conduction band E~ that could trap electrons.
Thus, it may be preferable to keep Vb; fairly low and choose a dopant with a low memory effect in the growth system.
Similarly, the electron source layer may beg doped with Si, Ge or O atoms.
However, other forms of doping may be used in conjunction with thicker layers. For example, doping in the layers could be progressively graded or abrupt. Moreover, the electron source layer and the hole source layer may be thicker or thinner than 10 nm. In general, the electron source layer and hole source layer may each range in thickness from about 0.2 nm to about 100 nm. The electron source layer and the hole source layer do not have to have the same thickness or doping density.
Thus, for a 2V barrier, "d" may be less than about 0.1 ~.m. In general, depending on the desired barrier height and the doping levels used, the thickness "d" of the high field region 32 may range from about 10 nm to about 200 nm.
Depending on the desired barrier, different doping levels and spacings may be chosen.
In some embodiments, the barrier may have a potential height of less than about O.SV. In other embodiments, the barrier height may be about 1V or less. In still other embodiments, the barrier height may be about 2V or less. As discussed above, the limit on the barrier height is that it be less than (Eg Ea Ea).
In some embodiments, the electron source layer may include the 2DEG region induced at the interface of the barrier layer and the channel layer. In such embodiments, the 2DEG region should not be fully depleted by the hole source region. An example of such embodiments is shown in Figure 1A in which a hole source region 30 is formed beneath the channel layer 14. The 2DEG region 15 at the interface between channel layer 14 and barrier layer 16 acts as the electron source layer 34. Thus, the entire channel layer 14 may function as a high-field region 32 that opposes the movement of carriers away from the 2DEG region 15.
Figure 3 is a graph of energy level versus position (x) in portions of the transistor 10.
Because of the presence of aluminum in the crystal lattice, AIGaN has a wider bandgap than GaN. Thus, the interface between the channel layer 14 and the barrier layer 16 forms a heterostructure in which the conduction and valence bands E~ and E~ are offset. Charge is induced due to the piezoelectric effect and spontaneous doping. The conduction band E~ dips below the Fermi level Ef in the area of the channel layer 14 that is immediately adjacent to the barrier layer 16. Consequently, a two dimensional electron gas (2DEG) sheet charge region is induced at the heterojunction between the channel layer 14 and the barrier layer 16, while layer 16 is depleted of mobile carriers due to the shape of the conduction band.
The conductivity of this region is modulated by applying a voltage to the gate electrode 22. When a reverse voltage is applied, the conduction band in the vicinity of conduction layer 15 is elevated above the Fermi level, and a portion of the conduction layer 15 is depleted of carriers, thereby preventing the flow of current from the source 18 to the drain 20.
To oppose the movement of electrons away from the channel layer, an energy barrier is formed by inserting the electron source layer 34 and the hole source layer 30 between the channel layer 14 and the buffer layer 13. The electron source layer 34 and the hole source layer 30 are spaced apart by a distance "d" which defines a region 32 having a high electric field. The slope of the energy bands within the region 32 is directly related to the strength of the electric field in this region. As illustrated in Figure 3, the large slope of the conduction band Ec within the high field region 32 presents a large potential barrier that opposes the movement of electrons from the channel layer 14 toward the buffer layer 13.
More specifically, the potential barrier created by the high field region 32 tends to cause electrons in the 2DEG region not to migrate into the buffer region where they could become trapped or become less susceptible to influence by a gate voltage.
Other embodiments of the present invention are illustrated in Figure 4. As described in connection with structure 10 of Figure 1, structure 10A of Figure 4 includes a substrate 12, a buffer layer 13, a channel layer 14 and a barrier layer 16 which are formed as described above in connection with Figure 1. Structure 10A further includes an electron source region 34 and a high electric field region 32. As with the embodiments illustrated in Figure 1, electron source region 34 that may include a thin, highly doped semiconductor layer. In structure 10A, however, the hole source layer 30 is provided by a heterointerface between a first layer.38 that provides the high field region 32 and a second layer 36.
It will be tulderstood that the heterointerface between the first layer 38 and the second layer 36 may include an abrupt or graded junction. The second layer 36, which may include AlXGa1_XN (0 < x < 1), has a higher bandgap than the first layer 38. The second layer 36 may be undoped, lightly doped with shallow p-type dopants and/or doped with deep-level p-type dopants.
Accordingly, when the first and second layers 38 and 36 are formed, the region near the heterointerface between the first and second layers 38 and 36 is induced to become highly p-type due to piezoelectric band bending. Thus, even though the structure does not include a highly p-doped layer, a quasi-p-type region is induced at the interface between the first and second layers 38 and 36 that serves as a hole source region.
As with the embodiments described above, the transfer of carriers between the quasi-p-type region created at the interface between the first and second layers 38 and 36 and the electron source layer 34 creates a high field region 32 that serves as a barrier against electrons transiting away from the 2DEG region 15.
In some embodiments, the second layer 36 comprises InAIGaN. In particular embodiments, the second layer 36 may include AIXGaI_XN with 0.02 < x < 0.2.
The second layer 36 may also have a graded composition for lattice matching or strain relief. The second layer 36 may be from l Onm to 10~,m thick. Moreover, the second layer 36 may be omitted altogether if buffer layer 13 has a suitable aluminum composition such that an interface between buffer layer 13 and the first layer 38 forms a heterojunction capable of acting as a hole source layer.
An illustrative band diagram for the structure of Figure 4 is shown in Figure 5. As illustrated in Figure 5, a high field region 32, characterized by a steep positive slope of the conduction band, is formed between an electron source layer 34 and a hole source layer 30A
formed at an interface between high field region 32 and the second layer 36.
The electric field within the high field region 32 opposes the movement of carriers away from channel layer 14.
As discussed above, it may also be desirable to prevent as many carriers from the channel layer 14 from reaching the surface of a transistor device. Although the exposed surface of a transistor device is usually passivated, carrier trapping in interface states of a passivation layer may have a negative impact on the performance and/or lifetime of a microwave transistor.
Accordingly, in some embodiments of the invention, a potential barrier is formed in the structure to resist or oppose the movement of carriers away from the channel layer 14 towards the surface of the device. Figure 6 illustrates embodiments of the invention in which a potential barrier is formed between the barrier layer 16 and the upper surface 50 of a device 10B by means of a hole source layer 40 and an electron source layer 44 positioned sufficiently close to each other form a high field region 42 there between. As described above in connection with the devices illustrated in Figure l and Figure 4, device 10B
includes a substrate 12, a buffer layer 13, a channel layer 14 and a barrier layer 16. The electron source layer 44 may be formed on the barrier layer 16. The thickness and doping of the electron source layer 44 may be the same as described in connection with reference to the electron source layer 34 of Figure 1. The hole source layer 40 is formed in close proximity to the electron source layer 44 but spaced apart by a distance "d" that defines high field layer 42. An optional cap layer 46 may be formed on the hole source layer 40. A
passivation layer 52 covers the exposed upper surfaces of the device 10B. The passivation layer 52 may include SiN and/or Si02. The formation of passivation layers on GaN-based layers is well known in the art.
In order to form effective source and drain ohmic contacts 18, 20 it may be desirable to recess the contacts, for example by etching through the hole source layer 40, the high field layer 42 and the electron source layer 44 to expose a surface of barrier layer 16 prior to metallization as illustrated in Figure 6. Alternatively, in certain embodiments of the present invention, the etch extends only into high field layer 42 or electron source layer 44 prior to metallization as shown in Figures 10 and 8 respectively. The exposed surface may also be implanted with ions to provide a better surface for forming an ohmic contact.
An illustrative band diagram for the structure of Figure 6 is shown in Figure 7. As illustrated in Figure 7, a high field region 42, characterized by a steep negative slope of the conduction band, is formed between an electron source layer 44 and a hole source layer 40 in a device 10B. The electric field within the high field region opposes the movement of carriers away from the channel layer 14 towards the surface 50 of the device 10B.
As with the embodiments illustrated in Figure 4, the hole source layer 40 may be provided by a heterojunction interface between the high-field layer and a higher-bandgap layer. Such an embodiment is illustrated in Figure 8 in which an electron source layer 44 is formed on the barrier layer 16. A high field layer 42 is formed on the electron source layer 44 and a layer 48 having a narrower bandgap than the high field layer 42 forms an abrupt or graded heterojunction with the high field layer 42. The lower band-gap layer 48, which may include AIXGaI_XN (0 _< x < 1), may be undoped or lightly doped with p-type dopants.
Accordingly, when the layers are formed, the region near the heterointerface between layers 48 and 42 is induced to act as a hole source due to spontaneous and piezoelectric polarization charge. Thus, even though the structure does not include a highly p-doped layer, a quasi-p-type region 40 is induced at the interface between layers 42 and 48 which serves as a hole source region.
An illustrative band diagram of the device lOC is shown in Figure 9. As illustrated in Figure 9, a high field region 42 is formed due to charge transfer between electron source layer 44 and hole source region 40 that is induced at the interface between layers 42 and 48.
The carrier confining potential barriers described with reference to Figures 1 through 9 above may be provided in the same device to provide confinement of carriers both above and below the channel region of the device. An exemplary structure is shown in Figure 10.
Device structure lOD includes a potential barrier below the channel layer 14 (i. e. between chancel layer 14 and buffer layer 13) formed by the electron source layer 34 and the hole source layer 30 as well as a potential barrier above the channel layer 14 (i.
e. between the barrier layer 16 and the upper surface 50 of the device 10D) formed by the electron source layer 44 and the hole source layer 40. An illustrative band diagram for the structure of device lOD is shown in Figure 11. As is evident from Figure 11, large potential barriers are formed on both sides of the channel layer to oppose the movement of carriers away from the channel region in either direction. As with the embodiments described above, the hole source layers 30, 40 could be formed as thin layers doped with high concentrations of acceptors or they could be induced at heterojunction interfaces as described in connection with the embodiments of Figures 8 and 4.
Other embodiments of the present invention are illustrated in Figure 12. As described in connection with structure 10 of Figure 1, structure 10E of Figure 12 includes a substrate 12, a buffer layer 13, a channel layer 14 and a barrier layer 16 which are formed as described above in connection with Figure 1. Structure 10E further includes interface regions 30A and 34A between which a quantum well is formed. In structure 10E, the first layer 38 has a narrower band gap and larger lattice constant than the channel layer 14 and the second layer 36 so as to provide a quantum well that provides the barrier. In particular 5 embodiments of the present invention, the first layer 38 is InN and the channel layer 14 and second layer 36 are GaN. For an InN first layer 38, the layer may be approximately 1 monolayer thick (~3A). The charge anticipated with an InN/GaN interface is expected to be very high (>2E14 cm z), so no more than ~2 monolayers would be desired for a large barrier.
The interfaces 30A and 34A are the hole and electron source regions, respectively, each 10 posessing this very large charge density. Therefore, a very thin layer 38 is capable of producing a large barrier as previously described. Also, the InN layer should be kept thin enough so that there are no allowed energy levels formed within the quantum well that may act as electron or hole traps. Accordingly, for a GaN/InN/GaN structure, the InN should be kept below ~2 monolayers for this reason. For a GaN/InGaN/GaN (or AIGaN/GaN/AIGaN
15 or other InAIGaN/InAIGaN/InAIGaN) structure for a given barrier, the thickness would need to be increased approximately linearly as the band offset is decreased, but the maximum allowable thickness for forbidding quantum levels within the well scales only approximately as the square root - therefore a large discontinuity in band gap may be desirable. Interface regions 30A and 34A may each be either abrupt or graded.
20 In certain of the embodiments illustrated in Figure 12, the channel layer 14 may be a thin layer (~30-300 A) - just thick enough to contain the 2DEG and allow enough thickness to switch to high quality GaN during the growth. In embodiments where the layer 38 is InN, to keep the InN from decomposing during heating up to the subsequent GaN
growth temperatures, MBE or high pressure MOCVD may be utilized rather than conventional reduced pressure MOCVD.
An illustrative band diagram for the structure of Figure 12 is shown in Figure 13. As illustrated in Figure 13, a high field region 32, characterized by a steep positive slope of the conduction band, is formed by the quantum well provided by channel layer 14, the first layer 38 and the second layer 36. The electric field within the high field region 32 opposes the movement of carriers away from channel layer 14.
Embodiments of the present invention illustrated in Figure 12 provide a GaN/InGaN/GaN (including GaN/InN/GaN) structure and, therefore, may provide a channel that is a binary for reduced alloy scattering. Furthermore, the GaN layer 36 may be easier to grow than ternary or quaternary materials, so a thicker, lower dislocation density layer could be made, particularly if GaN substrates become available for use. Furthermore, the electron source and hole source layer densities at interfaces should be approximately equal and cancel, thus, potentially making design easier.
Method embodiments of the present invention are illustrated in Figures 16-18.
As illustrated in Figure 16, a method according to embodiments of the present invention includes forming a chamiel region (block 210) and forming an energy barrier that opposes the movement of carriers away from the channel region (block 215). Some embodiments of the invention include forming a channel region and forming an energy barrier that opposes the movement of carriers away from the channel region on each side of the channel region.
In some embodiments illustrated in Figure 17, forming an energy barrier includes forming an electron source layer (block 220), forming a high field region (block 230) and forming a hole source layer (block 240). In some embodiments, the channel layer may be formed on the electron source layer. In other embodiments, the electron source layer may be formed after formation of the chamlel layer.
In particular embodiments illustrated in Figure 18, a hole source layer is formed (block 225), a high field region is formed on the hole source layer (block 235), and an electron source layer is formed on the high field region (block 245). A
channel layer is formed on the electron source layer (blocle 255). For HEMT structures, a barrier layer may be formed on the channel layer in order to facilitate generation of a 2DEG
region between the channel layer and the barrier layer.
In other embodiments, a channel layer is formed, an electron source layer is formed on the channel layer, a high field region is formed on the electron source layer and a hole source layer is formed on the high field region.
The steps of forming a channel layer, forming an electron source layer, forming a high field region and forming a hole source layer are described in detail above. In particular, the step of forming an electron source layer may include delta-doping a thin layer of a nitride-based crystal with donor (n-type) impurities. For example, as discussed above, an electron source layer may be formed by doping a semiconductor crystal with a concentration of dopant atoms of about 1018 cm 3 for a thickness of about 10 nm. Similarly, the step of forming a hole source layer may include delta-doping a thin layer of a nitride-based crystal with acceptor (p-type) impurities. As discussed above, the electron and hole source layers may be formed thicker or thinner than 10 nm. Moreover, the electron and hole source layers do not have to have the same thickness and/or doping levels.
Instead of forming an intentionally doped layer, the step of forming an electron source layer may be accomplished simultaneously with the formation of a 2DEG at a GaN/AIGaN
interface. That is, the 2DEG region may act as the electron source layer for purposes of certain embodiments. Similarly, the step of forming a hole source layer may be accomplished by the formation of a heterointerface that acts as an acceptor-doped region due to piezoelectric effects as discussed above.
Exemplary embodiments described herein having heterostructures as a hole or electron source are illustrated with respect to Ga-polar epitaxial layers. For exemplary embodiments relying on doping to provide a hole and/or source layer, such structures would be the same for non-polar or partially Ga polar. However, typically, non-polar structures would not be able to take advantage of heterointerface polarization doping.
Embodiments of the present invention employing N-polar structures would look different in terms of the heterostructure layers, although the same principles apply, just reversed.
In the drawings and specification, there have been disclosed typical embodiments of the invention, and, although specific terms have been employed, they have been used in a generic and descriptive sense only and not for purposes of limitation, the scope of the invention being set forth in the following claims.
Claims (40)
1. A nitride-based HEMT capable of high-frequency operation comprising:
a substrate;
a channel layer comprising InAlGaN on the substrate;
a barrier layer comprising InAlGaN on the channel layer, the barrier layer having a bandgap greater than a bandgap of the channel layer, the barrier layer and the channel layer cooperatively inducing a two-dimensional electron gas at an interface between the channel layer and the barrier layer;
at least one energy barrier adjacent one of the barrier layer and/or the channel layer, the energy barrier comprising an electron source layer in proximity with and spaced apart from a hole source layer.
a substrate;
a channel layer comprising InAlGaN on the substrate;
a barrier layer comprising InAlGaN on the channel layer, the barrier layer having a bandgap greater than a bandgap of the channel layer, the barrier layer and the channel layer cooperatively inducing a two-dimensional electron gas at an interface between the channel layer and the barrier layer;
at least one energy barrier adjacent one of the barrier layer and/or the channel layer, the energy barrier comprising an electron source layer in proximity with and spaced apart from a hole source layer.
2. A HEMT according to claim 1, wherein the electron source layer comprises a layer doped with n-type dopants.
3. A HEMT according to claim 1 wherein the electron source layer comprises a heterointerface between a first InAlGaN layer and a second InAlGaN layer.
4. HEMT according to claim 1, wherein the electron source layer comprises a heterointerface between the channel layer and the barrier layer, and wherein the two-dimensional electron gas is not fully depleted by the hole source layer.
5. A HEMT according to claim 1, wherein the hole source layer comprises a layer doped with p-type dopants.
6. A HEMT according to claim 1, wherein the hole source layer comprises a layer co-doped with deep-level transition elements and shallow acceptor dopants.
7. A HEMT according to claim 1, wherein the hole source layer comprises a layer doped with deep-level acceptor dopants.
8. A HEMT according to claim 1 wherein the hole source layer comprises a heterointerface between a first InAlGaN layer and a second InAlGaN layer.
9. A HEMT according to claim 2, wherein the electron source layer is fully depleted under equilibrium conditions.
10. A HEMT according to claim 5, wherein the hole source layer is fully depleted under equilibrium conditions.
11. A HEMT according to claim 1, wherein the energy barrier provides a built-in potential barrier in excess of about 0.5V.
12. A HEMT according to claim 1, wherein the energy barrier provides a built-in potential barrier in excess of about 1V.
13. A HEMT according to claim 1, wherein the energy barrier provides a built-in potential barrier in excess of about 2V.
14. A HEMT according to claim 1, wherein the energy barrier has an associated electric field directed away from the channel.
15. A HEMT according to claim 1, wherein the energy barrier arises due to charge transfer between the electron source layer and the hole source layer.
16. A HEMT according to claim 1, wherein the energy barrier has a peak electric field in excess of about 10 5 V/cm.
17. A nitride-based HEMT capable of high-frequency operation comprising:
a substrate;
a channel layer comprising Al x Ga 1-x N (0<=x<=1) on the substrate;
a barrier layer comprising Al y Ga 1-y N (0<y<=1) on the channel layer, the barrier layer having a bandgap greater than a bandgap of the channel layer, the barrier layer and the channel layer cooperatively inducing a two-dimensional electron gas at an interface between the channel layer and the barrier layer; and at least one energy barrier in the barrier layer, the energy barrier comprising an electron source layer in proximity with and spaced apart from a hole source layer and opposing the movement of electrons away from the channel layer.
a substrate;
a channel layer comprising Al x Ga 1-x N (0<=x<=1) on the substrate;
a barrier layer comprising Al y Ga 1-y N (0<y<=1) on the channel layer, the barrier layer having a bandgap greater than a bandgap of the channel layer, the barrier layer and the channel layer cooperatively inducing a two-dimensional electron gas at an interface between the channel layer and the barrier layer; and at least one energy barrier in the barrier layer, the energy barrier comprising an electron source layer in proximity with and spaced apart from a hole source layer and opposing the movement of electrons away from the channel layer.
18. A nitride-based HEMT capable of high-frequency operation comprising:
a substrate;
a channel layer comprising Al x Ga1-x N (0<=x<=1) on the substrate a barrier layer comprising Al y Ga1-y N (0<y<=1) on the channel layer, the barrier layer having a bandgap greater than a bandgap of the channel layer, the barrier layer and the channel layer cooperatively inducing a two-dimensional electron gas at an interface between the channel layer and the barrier layer;
at least one energy barrier between the two-dimensional electron gas and the substrate, the energy barrier comprising an electron source layer in proximity with and spaced apart from a hole source layer and opposing the movement of electrons away from the interface between the barrier layer and the channel layer.
a substrate;
a channel layer comprising Al x Ga1-x N (0<=x<=1) on the substrate a barrier layer comprising Al y Ga1-y N (0<y<=1) on the channel layer, the barrier layer having a bandgap greater than a bandgap of the channel layer, the barrier layer and the channel layer cooperatively inducing a two-dimensional electron gas at an interface between the channel layer and the barrier layer;
at least one energy barrier between the two-dimensional electron gas and the substrate, the energy barrier comprising an electron source layer in proximity with and spaced apart from a hole source layer and opposing the movement of electrons away from the interface between the barrier layer and the channel layer.
19. A field effect transistor comprising:
a substrate;
a channel layer comprising InAlGaN on the substrate;
source and drain ohmic contacts in electrical communication with the channel layer;
a gate contact on the channel layer;
at least one energy barrier between the channel layer and the substrate, the energy barrier comprising an electron source layer in proximity with and spaced apart from a hole source layer.
a substrate;
a channel layer comprising InAlGaN on the substrate;
source and drain ohmic contacts in electrical communication with the channel layer;
a gate contact on the channel layer;
at least one energy barrier between the channel layer and the substrate, the energy barrier comprising an electron source layer in proximity with and spaced apart from a hole source layer.
20. A field effect transistor comprising:
a substrate;
a buffer layer on the substrate a channel layer comprising InAlGaN on the buffer layer;
source and drain ohmic contacts in electrical communication with the channel layer;
a gate contact on the channel layer;
an electron source layer between the channel and the buffer;
a hole source layer in proximity with and spaced apart from the electron source layer and between the electron source layer and the buffer;
a high field region between the electron source layer and the hole source layer, the high field region providing an energy barrier opposed to the movement of electrons away from the channel layer toward the buffer.
a substrate;
a buffer layer on the substrate a channel layer comprising InAlGaN on the buffer layer;
source and drain ohmic contacts in electrical communication with the channel layer;
a gate contact on the channel layer;
an electron source layer between the channel and the buffer;
a hole source layer in proximity with and spaced apart from the electron source layer and between the electron source layer and the buffer;
a high field region between the electron source layer and the hole source layer, the high field region providing an energy barrier opposed to the movement of electrons away from the channel layer toward the buffer.
21. A method of manufacturing a field effect transistor comprising:
forming an InAlGaN channel layer on a substrate; and forming an energy barrier that opposes the movement of carriers away from the channel layer, the energy barrier comprising an electron source layer in proximity with and spaced apart from a hole source layer.
forming an InAlGaN channel layer on a substrate; and forming an energy barrier that opposes the movement of carriers away from the channel layer, the energy barrier comprising an electron source layer in proximity with and spaced apart from a hole source layer.
22. A method according to claim 21, wherein the energy barrier is formed after formation of the channel layer.
23. A method according to claim 21, wherein the energy barrier is formed before formation of the channel layer.
24. A method according to claim 21, wherein an InAlGaN barrier layer having a relatively wide bandgap is formed on the channel layer.
25. A method according to claim 21, wherein the step of forming an energy barrier comprises forming an electron source layer, a hole source layer, and a high field region between the electron source layer and the hole source layer.
26. A method according to claim 25, wherein the channel layer is formed on the electron source layer.
27. A method according to claim 25, wherein the hole source layer is formed on the substrate, the high field region is formed on the hole source layer, the electron source layer is formed on the high field region, and the channel layer is formed on the electron source layer.
28. A method according to claim 25, wherein the channel layer is formed on the substrate, the electron source layer is formed on the channel layer, the high field region is formed on the electron source layer and the hole source layer is formed on the high field region.
29. A method according to Claim 25, wherein forming an energy barrier comprises forming a quantum well adjacent the channel layer.
30. A method of manufacturing a field effect transistor comprising:
forming an InAlGaN channel layer on a substrate; and forming a first energy barrier that opposes the movement of carriers away from the channel layer on a first side of the channel layer, the first energy barrier comprising a first electron source layer in proximity with and spaced apart from a first hole source layer; and forming a second energy barrier that opposes the movement of carriers away from the channel layer on a second side of the channel layer, the second energy barrier comprising a second electron source layer in proximity with and spaced apart from a second hole source layer.
forming an InAlGaN channel layer on a substrate; and forming a first energy barrier that opposes the movement of carriers away from the channel layer on a first side of the channel layer, the first energy barrier comprising a first electron source layer in proximity with and spaced apart from a first hole source layer; and forming a second energy barrier that opposes the movement of carriers away from the channel layer on a second side of the channel layer, the second energy barrier comprising a second electron source layer in proximity with and spaced apart from a second hole source layer.
31. A nitride-based HEMT capable of high-frequency operation comprising:
a Group III-nitride based channel layer on a substrate;
a Group III-nitride based barrier layer on the channel layer, the barrier layer having a bandgap greater than a bandgap of the channel layer, the barrier layer and the channel layer cooperatively inducing a two-dimensional electron gas at an interface between the channel layer and the barrier layer;
means for generating a built-in potential that opposes movement of carriers away from the channel layer including an energy barrier comprising an electron source layer in proximity with and spaced apart from a hole source layer.
a Group III-nitride based channel layer on a substrate;
a Group III-nitride based barrier layer on the channel layer, the barrier layer having a bandgap greater than a bandgap of the channel layer, the barrier layer and the channel layer cooperatively inducing a two-dimensional electron gas at an interface between the channel layer and the barrier layer;
means for generating a built-in potential that opposes movement of carriers away from the channel layer including an energy barrier comprising an electron source layer in proximity with and spaced apart from a hole source layer.
32. The nitride-based HEMT of Claim 31, wherein the means for generating a built-in potential that opposes movement of carriers away from the channel layer comprises a built-in potential between the barrier layer and the channel layer and/or a built-in potential between the channel layer and the substrate.
33. The nitride-based HEMT of Claim 31, wherein the means for generating a built-in potential comprises a hole source in proximity to and spaced apart from an electron source.
34. The nitride-based HEMT of Claim 33, wherein at least one of the hole source and/or the electron source comprises a layer doped with corresponding n-type or p-type dopants.
35. The nitride-based HEMT of Claim 33, wherein the other of the at least one of the hole source and/or the electron source comprises a heterointerface structure.
36. The nitride-based HEMT of Claim 31, wherein the means for generating a built-in potential comprises a quantum well adjacent the channel layer.
37. The nitride-based HEMT of Claim 36, wherein the quantum well comprises:
a first nitride layer adjacent the channel layer, the first nitride layer having a band gap that is narrower than a band gap of the channel layer and a lattice constant that is larger than a lattice constant of the channel layer; and a second Group III-nitride based layer adjacent the first nitride layer and opposite the channel layer, the second Group III-nitride based layer having a band gap and a lattice constant that are substantially the same as the band gap and lattice constant of the channel layer.
a first nitride layer adjacent the channel layer, the first nitride layer having a band gap that is narrower than a band gap of the channel layer and a lattice constant that is larger than a lattice constant of the channel layer; and a second Group III-nitride based layer adjacent the first nitride layer and opposite the channel layer, the second Group III-nitride based layer having a band gap and a lattice constant that are substantially the same as the band gap and lattice constant of the channel layer.
38. The nitride-based HEMT of Claim 37, wherein the first nitride layer comprises InN and the channel layer and second Group III-nitride based layer comprise GaN.
39. The nitride-based HEMT of Claim 37, wherein the first nitride layer has a thickness of about one or two monolayers.
40. The nitride-based HEMT of Claim 37, wherein the channel layer has a thickness of from about 30 .ANG. to about 300 .ANG..
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/772,882 | 2004-02-05 | ||
US10/772,882 US7170111B2 (en) | 2004-02-05 | 2004-02-05 | Nitride heterojunction transistors having charge-transfer induced energy barriers and methods of fabricating the same |
PCT/US2004/031984 WO2005083793A1 (en) | 2004-02-05 | 2004-09-28 | Nitride heterojunction transistors having charge-transfer induced energy barriers and methods of fabricating the same |
Publications (1)
Publication Number | Publication Date |
---|---|
CA2554942A1 true CA2554942A1 (en) | 2005-09-09 |
Family
ID=34826676
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA002554942A Abandoned CA2554942A1 (en) | 2004-02-05 | 2004-09-28 | Nitride heterojunction transistors having charge-transfer induced energy barriers and methods of fabricating the same |
Country Status (7)
Country | Link |
---|---|
US (1) | US7170111B2 (en) |
EP (1) | EP1714325B1 (en) |
JP (1) | JP5160791B2 (en) |
KR (1) | KR20070003906A (en) |
CA (1) | CA2554942A1 (en) |
TW (1) | TW200527674A (en) |
WO (1) | WO2005083793A1 (en) |
Families Citing this family (127)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030015708A1 (en) | 2001-07-23 | 2003-01-23 | Primit Parikh | Gallium nitride based diodes with low forward voltage and low reverse current operation |
WO2003032397A2 (en) | 2001-07-24 | 2003-04-17 | Cree, Inc. | INSULTING GATE AlGaN/GaN HEMT |
US7612390B2 (en) | 2004-02-05 | 2009-11-03 | Cree, Inc. | Heterojunction transistors including energy barriers |
JP4398780B2 (en) * | 2004-04-30 | 2010-01-13 | 古河電気工業株式会社 | GaN-based semiconductor device |
US7547928B2 (en) * | 2004-06-30 | 2009-06-16 | Interuniversitair Microelektronica Centrum (Imec) | AlGaN/GaN high electron mobility transistor devices |
US7534633B2 (en) | 2004-07-02 | 2009-05-19 | Cree, Inc. | LED with substrate modifications for enhanced light extraction and method of making same |
US7709859B2 (en) * | 2004-11-23 | 2010-05-04 | Cree, Inc. | Cap layers including aluminum nitride for nitride-based transistors |
US7456443B2 (en) * | 2004-11-23 | 2008-11-25 | Cree, Inc. | Transistors having buried n-type and p-type regions beneath the source region |
CN100433372C (en) * | 2005-04-15 | 2008-11-12 | 香港理工大学 | Ultraviolet detecting apparatus |
US9331192B2 (en) * | 2005-06-29 | 2016-05-03 | Cree, Inc. | Low dislocation density group III nitride layers on silicon carbide substrates and methods of making the same |
US20070018198A1 (en) * | 2005-07-20 | 2007-01-25 | Brandes George R | High electron mobility electronic device structures comprising native substrates and methods for making the same |
TW200715570A (en) | 2005-09-07 | 2007-04-16 | Cree Inc | Robust transistors with fluorine treatment |
JP2007088252A (en) * | 2005-09-22 | 2007-04-05 | Toyoda Gosei Co Ltd | Field effect transistor |
US7495314B2 (en) | 2005-09-26 | 2009-02-24 | Avago Technologies Ecbu Ip (Singapore) Pte. Ltd. | Ohmic contact on p-type GaN |
US7399692B2 (en) * | 2005-10-03 | 2008-07-15 | International Rectifier Corporation | III-nitride semiconductor fabrication |
DE102006001195A1 (en) | 2006-01-10 | 2007-07-12 | Sms Demag Ag | Casting-rolling process for continuous steel casting involves coordinating roll speeds and temperatures to provide higher end temperature |
JP4705482B2 (en) * | 2006-01-27 | 2011-06-22 | パナソニック株式会社 | Transistor |
US7566918B2 (en) | 2006-02-23 | 2009-07-28 | Cree, Inc. | Nitride based transistors for millimeter wave operation |
KR101207701B1 (en) * | 2006-03-10 | 2012-12-03 | 재단법인서울대학교산학협력재단 | GaN SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME |
US7388236B2 (en) * | 2006-03-29 | 2008-06-17 | Cree, Inc. | High efficiency and/or high power density wide bandgap transistors |
JP5147197B2 (en) * | 2006-06-06 | 2013-02-20 | パナソニック株式会社 | Transistor |
US20080067549A1 (en) * | 2006-06-26 | 2008-03-20 | Armin Dadgar | Semiconductor component |
DE102006030305B3 (en) * | 2006-06-26 | 2007-12-13 | Azzurro Semiconductors Ag | Semiconductor device, useful e.g. in field-effect transistors, comprises an aluminum-gallium-indium-nitrogen layer, aluminum-gallium-nitrogen intermediate layer, and another aluminum-gallium-indium-nitrogen layer |
US7804147B2 (en) | 2006-07-31 | 2010-09-28 | Cree, Inc. | Light emitting diode package element with internal meniscus for bubble free lens placement |
JP4755961B2 (en) * | 2006-09-29 | 2011-08-24 | パナソニック株式会社 | Nitride semiconductor device and manufacturing method thereof |
JP4282708B2 (en) * | 2006-10-20 | 2009-06-24 | 株式会社東芝 | Nitride semiconductor devices |
US8823057B2 (en) | 2006-11-06 | 2014-09-02 | Cree, Inc. | Semiconductor devices including implanted regions for providing low-resistance contact to buried layers and related devices |
US8283699B2 (en) | 2006-11-13 | 2012-10-09 | Cree, Inc. | GaN based HEMTs with buried field plates |
US8045595B2 (en) * | 2006-11-15 | 2011-10-25 | Cree, Inc. | Self aligned diode fabrication method and self aligned laser diode |
US7769066B2 (en) | 2006-11-15 | 2010-08-03 | Cree, Inc. | Laser diode and method for fabricating same |
US7813400B2 (en) | 2006-11-15 | 2010-10-12 | Cree, Inc. | Group-III nitride based laser diode and method for fabricating same |
US7692263B2 (en) | 2006-11-21 | 2010-04-06 | Cree, Inc. | High voltage GaN transistors |
US8878245B2 (en) | 2006-11-30 | 2014-11-04 | Cree, Inc. | Transistors and method for making ohmic contact to transistors |
US7834367B2 (en) | 2007-01-19 | 2010-11-16 | Cree, Inc. | Low voltage diode with reduced parasitic resistance and method for fabricating |
US8021904B2 (en) * | 2007-02-01 | 2011-09-20 | Cree, Inc. | Ohmic contacts to nitrogen polarity GaN |
US7655962B2 (en) * | 2007-02-23 | 2010-02-02 | Sensor Electronic Technology, Inc. | Enhancement mode insulated gate heterostructure field-effect transistor with electrically isolated RF-enhanced source contact |
US8461631B2 (en) * | 2007-02-23 | 2013-06-11 | Sensor Electronic Technology, Inc. | Composite contact for semiconductor device |
US20090321787A1 (en) * | 2007-03-20 | 2009-12-31 | Velox Semiconductor Corporation | High voltage GaN-based heterojunction transistor structure and method of forming same |
US7939853B2 (en) * | 2007-03-20 | 2011-05-10 | Power Integrations, Inc. | Termination and contact structures for a high voltage GaN-based heterojunction transistor |
US8212290B2 (en) | 2007-03-23 | 2012-07-03 | Cree, Inc. | High temperature performance capable gallium nitride transistor |
US7713803B2 (en) * | 2007-03-29 | 2010-05-11 | Intel Corporation | Mechanism for forming a remote delta doping layer of a quantum well structure |
WO2008128160A1 (en) * | 2007-04-12 | 2008-10-23 | Massachusetts Institute Of Technology | Hemts based on si/nitride structures |
US8188459B2 (en) * | 2007-04-12 | 2012-05-29 | Massachusetts Institute Of Technology | Devices based on SI/nitride structures |
US20080258135A1 (en) * | 2007-04-19 | 2008-10-23 | Hoke William E | Semiconductor structure having plural back-barrier layers for improved carrier confinement |
US20080303033A1 (en) * | 2007-06-05 | 2008-12-11 | Cree, Inc. | Formation of nitride-based optoelectronic and electronic device structures on lattice-matched substrates |
US7999283B2 (en) | 2007-06-14 | 2011-08-16 | Cree, Inc. | Encapsulant with scatterer to tailor spatial emission pattern and color uniformity in light emitting diodes |
US8519437B2 (en) | 2007-09-14 | 2013-08-27 | Cree, Inc. | Polarization doping in nitride based diodes |
US20090072269A1 (en) * | 2007-09-17 | 2009-03-19 | Chang Soo Suh | Gallium nitride diodes and integrated components |
US8368100B2 (en) * | 2007-11-14 | 2013-02-05 | Cree, Inc. | Semiconductor light emitting diodes having reflective structures and methods of fabricating same |
JPWO2009119356A1 (en) * | 2008-03-24 | 2011-07-21 | 日本碍子株式会社 | Epitaxial substrate for semiconductor element, semiconductor element, and method for producing epitaxial substrate for semiconductor element |
EP2259287A4 (en) * | 2008-03-24 | 2012-08-15 | Ngk Insulators Ltd | Epitaxial substrate for semiconductor element, semiconductor element, and process for producing epitaxial substrate for semiconductor element |
US8519438B2 (en) | 2008-04-23 | 2013-08-27 | Transphorm Inc. | Enhancement mode III-N HEMTs |
US9287469B2 (en) | 2008-05-02 | 2016-03-15 | Cree, Inc. | Encapsulation for phosphor-converted white light emitting diode |
JP5506258B2 (en) * | 2008-08-06 | 2014-05-28 | キヤノン株式会社 | Rectifier element |
US8289065B2 (en) | 2008-09-23 | 2012-10-16 | Transphorm Inc. | Inductive load power switching circuits |
US7898004B2 (en) | 2008-12-10 | 2011-03-01 | Transphorm Inc. | Semiconductor heterostructure diodes |
US8395392B2 (en) * | 2008-12-23 | 2013-03-12 | Sensor Electronic Technology, Inc. | Parameter extraction using radio frequency signals |
US8338871B2 (en) * | 2008-12-23 | 2012-12-25 | Sensor Electronic Technology, Inc. | Field effect transistor with electric field and space-charge control contact |
US8436398B2 (en) * | 2009-04-08 | 2013-05-07 | Efficient Power Conversion Corporation | Back diffusion suppression structures |
JP5562579B2 (en) * | 2009-05-12 | 2014-07-30 | 日本碍子株式会社 | Method for producing epitaxial substrate for semiconductor device |
US8742459B2 (en) | 2009-05-14 | 2014-06-03 | Transphorm Inc. | High voltage III-nitride semiconductor devices |
JP4794656B2 (en) | 2009-06-11 | 2011-10-19 | シャープ株式会社 | Semiconductor device |
WO2010151855A2 (en) * | 2009-06-26 | 2010-12-29 | Cornell University | Iii-v semiconductor structures including aluminum-silicon nitride passivation |
US8415692B2 (en) | 2009-07-06 | 2013-04-09 | Cree, Inc. | LED packages with scattering particle regions |
KR20120085743A (en) | 2009-08-12 | 2012-08-01 | 조지아 스테이트 유니버시티 리서치 파운데이션, 인코포레이티드 | High pressure chemical vapor deposition apparatuses, methods, and compositions produced therewith |
US8390000B2 (en) | 2009-08-28 | 2013-03-05 | Transphorm Inc. | Semiconductor devices with field plates |
JP5702058B2 (en) * | 2009-08-28 | 2015-04-15 | 日本碍子株式会社 | Epitaxial substrate for semiconductor element, semiconductor element, and method for producing epitaxial substrate for semiconductor element |
JP5530682B2 (en) * | 2009-09-03 | 2014-06-25 | パナソニック株式会社 | Nitride semiconductor device |
JP5308290B2 (en) * | 2009-09-15 | 2013-10-09 | 日本碍子株式会社 | Epitaxial substrate for semiconductor device, Schottky junction structure, and method for suppressing leakage current of Schottky junction structure |
JP2011082331A (en) | 2009-10-07 | 2011-04-21 | National Institute Of Advanced Industrial Science & Technology | Semiconductor element |
US8389977B2 (en) | 2009-12-10 | 2013-03-05 | Transphorm Inc. | Reverse side engineered III-nitride devices |
US8604461B2 (en) * | 2009-12-16 | 2013-12-10 | Cree, Inc. | Semiconductor device structures with modulated doping and related methods |
US8536615B1 (en) | 2009-12-16 | 2013-09-17 | Cree, Inc. | Semiconductor device structures with modulated and delta doping and related methods |
US8324661B2 (en) * | 2009-12-23 | 2012-12-04 | Intel Corporation | Quantum well transistors with remote counter doping |
US8802516B2 (en) * | 2010-01-27 | 2014-08-12 | National Semiconductor Corporation | Normally-off gallium nitride-based semiconductor devices |
KR101679054B1 (en) | 2010-05-04 | 2016-11-25 | 삼성전자주식회사 | High Electron Mobility Transistor comprising oxygen processed region and method of manufacturing the same |
US8878246B2 (en) | 2010-06-14 | 2014-11-04 | Samsung Electronics Co., Ltd. | High electron mobility transistors and methods of fabricating the same |
US9070851B2 (en) | 2010-09-24 | 2015-06-30 | Seoul Semiconductor Co., Ltd. | Wafer-level light emitting diode package and method of fabricating the same |
US9263538B2 (en) | 2010-11-15 | 2016-02-16 | Sensor Electronic Technology, Inc. | Ohmic contact to semiconductor |
US8742460B2 (en) | 2010-12-15 | 2014-06-03 | Transphorm Inc. | Transistors with isolation regions |
US8643062B2 (en) | 2011-02-02 | 2014-02-04 | Transphorm Inc. | III-N device structures and methods |
US8586997B2 (en) | 2011-02-15 | 2013-11-19 | Sensor Electronic Technology, Inc. | Semiconductor device with low-conducting field-controlling element |
US8772842B2 (en) | 2011-03-04 | 2014-07-08 | Transphorm, Inc. | Semiconductor diodes with low reverse bias currents |
US8716141B2 (en) | 2011-03-04 | 2014-05-06 | Transphorm Inc. | Electrode configurations for semiconductor devices |
TWI544628B (en) * | 2011-05-16 | 2016-08-01 | Renesas Electronics Corp | Field effect transistor and semiconductor device |
US20130056753A1 (en) | 2011-09-06 | 2013-03-07 | Grigory Simin | Semiconductor Device with Low-Conducting Field-controlling Element |
US8901604B2 (en) | 2011-09-06 | 2014-12-02 | Transphorm Inc. | Semiconductor devices with guard rings |
US9257547B2 (en) | 2011-09-13 | 2016-02-09 | Transphorm Inc. | III-N device structures having a non-insulating substrate |
US9263533B2 (en) | 2011-09-19 | 2016-02-16 | Sensor Electronic Technology, Inc. | High-voltage normally-off field effect transistor including a channel with a plurality of adjacent sections |
US9748362B2 (en) | 2011-09-19 | 2017-08-29 | Sensor Electronic Technology, Inc. | High-voltage normally-off field effect transistor with channel having multiple adjacent sections |
US8598937B2 (en) | 2011-10-07 | 2013-12-03 | Transphorm Inc. | High power semiconductor electronic components with increased reliability |
US8994035B2 (en) * | 2011-11-21 | 2015-03-31 | Sensor Electronic Technology, Inc. | Semiconductor device with low-conducting buried and/or surface layers |
US9673285B2 (en) | 2011-11-21 | 2017-06-06 | Sensor Electronic Technology, Inc. | Semiconductor device with low-conducting buried and/or surface layers |
US8614447B2 (en) * | 2012-01-30 | 2013-12-24 | International Business Machines Corporation | Semiconductor substrates using bandgap material between III-V channel material and insulator layer |
US9165766B2 (en) | 2012-02-03 | 2015-10-20 | Transphorm Inc. | Buffer layer structures suited for III-nitride devices with foreign substrates |
US9093366B2 (en) * | 2012-04-09 | 2015-07-28 | Transphorm Inc. | N-polar III-nitride transistors |
WO2013155396A1 (en) * | 2012-04-12 | 2013-10-17 | The Regents Of The University Of California | Method for heteroepitaxial growth of high channel conductivity and high breakdown voltage nitrogen polar high electron mobility transistors |
US9184275B2 (en) | 2012-06-27 | 2015-11-10 | Transphorm Inc. | Semiconductor devices with integrated hole collectors |
TWI481026B (en) * | 2012-08-07 | 2015-04-11 | Richtek Technology Corp | High electron mobility transistor and manufacturing method thereof |
CN103579299B (en) * | 2012-08-09 | 2016-04-13 | 立锜科技股份有限公司 | High Electron Mobility Transistor and manufacture method thereof |
US8912570B2 (en) | 2012-08-09 | 2014-12-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | High electron mobility transistor and method of forming the same |
US9171730B2 (en) | 2013-02-15 | 2015-10-27 | Transphorm Inc. | Electrodes for semiconductor devices and methods of forming the same |
US9087718B2 (en) | 2013-03-13 | 2015-07-21 | Transphorm Inc. | Enhancement-mode III-nitride devices |
US9245992B2 (en) | 2013-03-15 | 2016-01-26 | Transphorm Inc. | Carbon doping semiconductor devices |
US9847411B2 (en) | 2013-06-09 | 2017-12-19 | Cree, Inc. | Recessed field plate transistor structures |
US9679981B2 (en) | 2013-06-09 | 2017-06-13 | Cree, Inc. | Cascode structures for GaN HEMTs |
WO2015009514A1 (en) | 2013-07-19 | 2015-01-22 | Transphorm Inc. | Iii-nitride transistor including a p-type depleting layer |
FR3019682B1 (en) * | 2014-04-04 | 2016-04-29 | Thales Sa | OPTIMIZED BUFFER LAYER FOR HIGH MOBILITY FIELD EFFECT TRANSISTOR |
US9318593B2 (en) | 2014-07-21 | 2016-04-19 | Transphorm Inc. | Forming enhancement mode III-nitride devices |
US9536966B2 (en) | 2014-12-16 | 2017-01-03 | Transphorm Inc. | Gate structures for III-N devices |
US9536967B2 (en) | 2014-12-16 | 2017-01-03 | Transphorm Inc. | Recessed ohmic contacts in a III-N device |
US9419125B1 (en) * | 2015-06-16 | 2016-08-16 | Raytheon Company | Doped barrier layers in epitaxial group III nitrides |
JP6222174B2 (en) | 2015-06-26 | 2017-11-01 | トヨタ自動車株式会社 | Nitride semiconductor device |
JP6888013B2 (en) | 2016-01-15 | 2021-06-16 | トランスフォーム テクノロジー,インコーポレーテッド | Enhancement Mode Group III Nitride Devices with AL (1-x) Si (x) O-Gate Insulators |
FR3047607B1 (en) * | 2016-02-04 | 2018-04-27 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | HETEROJUNCTION TRANSISTOR HAVING ENHANCED ELECTRON GAS CONTAINMENT |
CN205944139U (en) | 2016-03-30 | 2017-02-08 | 首尔伟傲世有限公司 | Ultraviolet ray light -emitting diode spare and contain this emitting diode module |
TWI762486B (en) | 2016-05-31 | 2022-05-01 | 美商創世舫科技有限公司 | Iii-nitride devices including a graded depleting layer |
TWI608608B (en) * | 2017-02-20 | 2017-12-11 | 新唐科技股份有限公司 | Transistor |
JP6993562B2 (en) | 2017-07-13 | 2022-02-03 | 富士通株式会社 | Compound semiconductor device and its manufacturing method |
US10283617B1 (en) | 2017-11-01 | 2019-05-07 | Globalfoundries Inc. | Hybrid spacer integration for field-effect transistors |
KR102376508B1 (en) * | 2017-11-16 | 2022-03-18 | 삼성전자주식회사 | Integrated circuit devices and method for manufacturing the same |
US20190267480A1 (en) * | 2018-02-26 | 2019-08-29 | Duet Microelectronics Inc. | Anti-barrier-conduction (abc) spacers for high electron-mobility transistors (hemts) |
JP6951301B2 (en) | 2018-07-23 | 2021-10-20 | 株式会社東芝 | Semiconductor devices and their manufacturing methods |
CN111739960B (en) * | 2020-05-14 | 2022-07-26 | 中山大学 | Gain type heterojunction ultraviolet photoelectric detector |
US20220376053A1 (en) * | 2020-06-04 | 2022-11-24 | Innoscience (Zhuhai) Technology Co., Ltd. | Semiconductor device and manufacturing method thereof |
CN112216739B (en) * | 2020-08-25 | 2022-08-12 | 西安电子科技大学 | Low-thermal-resistance silicon-based gallium nitride microwave millimeter wave device material structure and preparation method |
CN114217200B (en) * | 2021-12-10 | 2024-01-30 | 西安电子科技大学芜湖研究院 | Performance prediction method and device for N-polarity III-nitride semiconductor device |
Family Cites Families (85)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US102482A (en) * | 1870-05-03 | Albert bridges | ||
US167023A (en) * | 1875-08-24 | Improvement in piston-packings | ||
US17696A (en) * | 1857-06-30 | tyler | ||
US20700A (en) * | 1858-06-29 | Upsetting tires | ||
US34861A (en) * | 1862-04-01 | Improved washing-machine | ||
US15446A (en) * | 1856-07-29 | Machine for seawttfacturorg spools | ||
US23964A (en) * | 1859-05-10 | Improvement in hillside-plows | ||
FR2465317A2 (en) * | 1979-03-28 | 1981-03-20 | Thomson Csf | FIELD EFFECT TRANSISTOR WITH HIGH BREAKAGE FREQUENCY |
CA1145482A (en) * | 1979-12-28 | 1983-04-26 | Takashi Mimura | High electron mobility single heterojunction semiconductor device |
JPH088350B2 (en) * | 1985-04-08 | 1996-01-29 | 日本電気株式会社 | Semiconductor device |
JPH0434084Y2 (en) * | 1985-12-20 | 1992-08-14 | ||
JPH0770706B2 (en) * | 1986-06-30 | 1995-07-31 | 富士通株式会社 | High-speed semiconductor device |
US4755867A (en) * | 1986-08-15 | 1988-07-05 | American Telephone And Telegraph Company, At&T Bell Laboratories | Vertical Enhancement-mode Group III-V compound MISFETs |
US4788156A (en) | 1986-09-24 | 1988-11-29 | Microwave Technology, Inc. | Subchannel doping to reduce short-gate effects in field effect transistors |
US4866005A (en) | 1987-10-26 | 1989-09-12 | North Carolina State University | Sublimation of silicon carbide to produce large, device quality single crystals of silicon carbide |
US5411914A (en) | 1988-02-19 | 1995-05-02 | Massachusetts Institute Of Technology | III-V based integrated circuits having low temperature growth buffer or passivation layers |
EP0334006A1 (en) | 1988-02-22 | 1989-09-27 | Siemens Aktiengesellschaft | Stacked channel heterojunction fet |
US4946547A (en) * | 1989-10-13 | 1990-08-07 | Cree Research, Inc. | Method of preparing silicon carbide surfaces for crystal growth |
US5053348A (en) * | 1989-12-01 | 1991-10-01 | Hughes Aircraft Company | Fabrication of self-aligned, t-gate hemt |
JPH03227533A (en) * | 1990-02-01 | 1991-10-08 | Nec Corp | Semiconductor device |
US5210051A (en) * | 1990-03-27 | 1993-05-11 | Cree Research, Inc. | High efficiency light emitting diodes from bipolar gallium nitride |
US5172197A (en) * | 1990-04-11 | 1992-12-15 | Hughes Aircraft Company | Hemt structure with passivated donor layer |
US5292501A (en) * | 1990-06-25 | 1994-03-08 | Degenhardt Charles R | Use of a carboxy-substituted polymer to inhibit plaque formation without tooth staining |
US5200022A (en) * | 1990-10-03 | 1993-04-06 | Cree Research, Inc. | Method of improving mechanically prepared substrate surfaces of alpha silicon carbide for deposition of beta silicon carbide thereon and resulting product |
US5192987A (en) * | 1991-05-17 | 1993-03-09 | Apa Optics, Inc. | High electron mobility transistor with GaN/Alx Ga1-x N heterojunctions |
JP3352712B2 (en) * | 1991-12-18 | 2002-12-03 | 浩 天野 | Gallium nitride based semiconductor device and method of manufacturing the same |
DE69202554T2 (en) * | 1991-12-25 | 1995-10-19 | Nec Corp | Tunnel transistor and its manufacturing process. |
JPH05275463A (en) | 1992-03-30 | 1993-10-22 | Matsushita Electric Ind Co Ltd | Semiconductor device |
JPH05326561A (en) * | 1992-05-22 | 1993-12-10 | Nec Corp | Manufacture of field effect transistor |
JPH06267991A (en) * | 1993-03-12 | 1994-09-22 | Hitachi Ltd | Semiconductor device and its manufacture |
JPH0722614A (en) * | 1993-07-06 | 1995-01-24 | Hitachi Cable Ltd | Compound semiconductor epitaxial wafer |
US5393993A (en) * | 1993-12-13 | 1995-02-28 | Cree Research, Inc. | Buffer structure between silicon carbide and gallium nitride and resulting semiconductor devices |
US5686737A (en) * | 1994-09-16 | 1997-11-11 | Cree Research, Inc. | Self-aligned field-effect transistor for high frequency applications |
US5592501A (en) * | 1994-09-20 | 1997-01-07 | Cree Research, Inc. | Low-strain laser structures with group III nitride active layers |
US5523589A (en) * | 1994-09-20 | 1996-06-04 | Cree Research, Inc. | Vertical geometry light emitting diode with group III nitride active layer and extended lifetime |
JP3157690B2 (en) * | 1995-01-19 | 2001-04-16 | 沖電気工業株式会社 | Method for manufacturing pn junction element |
US5534462A (en) * | 1995-02-24 | 1996-07-09 | Motorola, Inc. | Method for forming a plug and semiconductor device having the same |
US5670798A (en) * | 1995-03-29 | 1997-09-23 | North Carolina State University | Integrated heterostructures of Group III-V nitride semiconductor materials including epitaxial ohmic contact non-nitride buffer layer and methods of fabricating same |
SE9501311D0 (en) * | 1995-04-10 | 1995-04-10 | Abb Research Ltd | Method of producing a semiconductor device having a semiconductor layer of SiC |
US6002148A (en) * | 1995-06-30 | 1999-12-14 | Motorola, Inc. | Silicon carbide transistor and method |
KR100195269B1 (en) * | 1995-12-22 | 1999-06-15 | 윤종용 | Manufacture method of liquid crystal display device |
US5915164A (en) * | 1995-12-28 | 1999-06-22 | U.S. Philips Corporation | Methods of making high voltage GaN-A1N based semiconductor devices |
DE19600116C2 (en) * | 1996-01-03 | 2001-03-15 | Siemens Ag | Double heterostructure HEMT |
JPH1050982A (en) | 1996-07-31 | 1998-02-20 | Nippon Telegr & Teleph Corp <Ntt> | Semiconductor device |
US6936839B2 (en) * | 1996-10-16 | 2005-08-30 | The University Of Connecticut | Monolithic integrated circuit including a waveguide and quantum well inversion channel devices and a method of fabricating same |
US6677619B1 (en) * | 1997-01-09 | 2004-01-13 | Nichia Chemical Industries, Ltd. | Nitride semiconductor device |
US6448648B1 (en) * | 1997-03-27 | 2002-09-10 | The United States Of America As Represented By The Secretary Of The Navy | Metalization of electronic semiconductor devices |
JPH10335637A (en) * | 1997-05-30 | 1998-12-18 | Sony Corp | Hetero-junction field effect transistor |
JPH11111730A (en) * | 1997-09-30 | 1999-04-23 | Sanyo Electric Co Ltd | Semiconductor device |
US6201262B1 (en) * | 1997-10-07 | 2001-03-13 | Cree, Inc. | Group III nitride photonic devices on silicon carbide substrates with conductive buffer interlay structure |
JP3372470B2 (en) * | 1998-01-20 | 2003-02-04 | シャープ株式会社 | Nitride III-V compound semiconductor device |
US6150680A (en) * | 1998-03-05 | 2000-11-21 | Welch Allyn, Inc. | Field effect semiconductor device having dipole barrier |
JPH11261053A (en) | 1998-03-09 | 1999-09-24 | Furukawa Electric Co Ltd:The | High electron mobility transistor |
US6086673A (en) * | 1998-04-02 | 2000-07-11 | Massachusetts Institute Of Technology | Process for producing high-quality III-V nitride substrates |
US6316793B1 (en) * | 1998-06-12 | 2001-11-13 | Cree, Inc. | Nitride based transistors on semi-insulating silicon carbide substrates |
JP2000068498A (en) * | 1998-08-21 | 2000-03-03 | Nippon Telegr & Teleph Corp <Ntt> | Insulating nitride film and semiconductor device using the same |
JP3129298B2 (en) * | 1998-11-11 | 2001-01-29 | 日本電気株式会社 | Field effect transistor and method of manufacturing the same |
JP3209270B2 (en) * | 1999-01-29 | 2001-09-17 | 日本電気株式会社 | Heterojunction field effect transistor |
US6518637B1 (en) * | 1999-04-08 | 2003-02-11 | Wayne State University | Cubic (zinc-blende) aluminum nitride |
US6218680B1 (en) * | 1999-05-18 | 2001-04-17 | Cree, Inc. | Semi-insulating silicon carbide without vanadium domination |
JP2001127281A (en) * | 1999-10-26 | 2001-05-11 | Murata Mfg Co Ltd | Semiconductor device |
US6639255B2 (en) * | 1999-12-08 | 2003-10-28 | Matsushita Electric Industrial Co., Ltd. | GaN-based HFET having a surface-leakage reducing cap layer |
JP4592938B2 (en) | 1999-12-08 | 2010-12-08 | パナソニック株式会社 | Semiconductor device |
JP3393602B2 (en) | 2000-01-13 | 2003-04-07 | 松下電器産業株式会社 | Semiconductor device |
US6586781B2 (en) | 2000-02-04 | 2003-07-01 | Cree Lighting Company | Group III nitride based FETs and HEMTs with reduced trapping and method for producing the same |
JP4667556B2 (en) * | 2000-02-18 | 2011-04-13 | 古河電気工業株式会社 | Vertical GaN-based field effect transistor, bipolar transistor and vertical GaN-based field effect transistor manufacturing method |
US6475889B1 (en) * | 2000-04-11 | 2002-11-05 | Cree, Inc. | Method of forming vias in silicon carbide and resulting devices and circuits |
JP4022708B2 (en) | 2000-06-29 | 2007-12-19 | 日本電気株式会社 | Semiconductor device |
US6515316B1 (en) * | 2000-07-14 | 2003-02-04 | Trw Inc. | Partially relaxed channel HEMT device |
DE50115870D1 (en) * | 2000-10-11 | 2011-06-16 | Fraunhofer Ges Forschung | REPRESENTING AN OBJECT BY REFLECTION AND RECONSTRUCTION USING SIMULATED RADIATION DATA |
US6548333B2 (en) * | 2000-12-01 | 2003-04-15 | Cree, Inc. | Aluminum gallium nitride/gallium nitride high electron mobility transistors having a gate contact on a gallium nitride based cap segment |
JP3428962B2 (en) * | 2000-12-19 | 2003-07-22 | 古河電気工業株式会社 | GaN based high mobility transistor |
US6593193B2 (en) * | 2001-02-27 | 2003-07-15 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and method for fabricating the same |
US6849882B2 (en) * | 2001-05-11 | 2005-02-01 | Cree Inc. | Group-III nitride based high electron mobility transistor (HEMT) with barrier/spacer layer |
US6646293B2 (en) * | 2001-07-18 | 2003-11-11 | Motorola, Inc. | Structure for fabricating high electron mobility transistors utilizing the formation of complaint substrates |
WO2003032397A2 (en) * | 2001-07-24 | 2003-04-17 | Cree, Inc. | INSULTING GATE AlGaN/GaN HEMT |
WO2003015174A2 (en) * | 2001-08-07 | 2003-02-20 | Jan Kuzmik | High electron mobility devices |
US7030428B2 (en) | 2001-12-03 | 2006-04-18 | Cree, Inc. | Strain balanced nitride heterojunction transistors |
JP3987360B2 (en) * | 2002-03-22 | 2007-10-10 | 日本碍子株式会社 | Epitaxial substrate, epitaxial substrate for electronic device, and electronic device |
JP3986887B2 (en) * | 2002-05-17 | 2007-10-03 | 松下電器産業株式会社 | Semiconductor device |
US6982204B2 (en) | 2002-07-16 | 2006-01-03 | Cree, Inc. | Nitride-based transistors and methods of fabrication thereof using non-etched contact recesses |
US20040021152A1 (en) * | 2002-08-05 | 2004-02-05 | Chanh Nguyen | Ga/A1GaN Heterostructure Field Effect Transistor with dielectric recessed gate |
US6884704B2 (en) * | 2002-08-05 | 2005-04-26 | Hrl Laboratories, Llc | Ohmic metal contact and channel protection in GaN devices using an encapsulation layer |
JP4746825B2 (en) | 2003-05-15 | 2011-08-10 | 富士通株式会社 | Compound semiconductor device |
JP4449467B2 (en) * | 2004-01-28 | 2010-04-14 | サンケン電気株式会社 | Semiconductor device |
-
2004
- 2004-02-05 US US10/772,882 patent/US7170111B2/en active Active
- 2004-09-20 TW TW093128365A patent/TW200527674A/en unknown
- 2004-09-28 JP JP2006552098A patent/JP5160791B2/en active Active
- 2004-09-28 KR KR1020067017978A patent/KR20070003906A/en not_active Application Discontinuation
- 2004-09-28 CA CA002554942A patent/CA2554942A1/en not_active Abandoned
- 2004-09-28 EP EP04785260.3A patent/EP1714325B1/en active Active
- 2004-09-28 WO PCT/US2004/031984 patent/WO2005083793A1/en active Application Filing
Also Published As
Publication number | Publication date |
---|---|
TW200527674A (en) | 2005-08-16 |
WO2005083793A1 (en) | 2005-09-09 |
JP2007535138A (en) | 2007-11-29 |
EP1714325B1 (en) | 2019-06-19 |
KR20070003906A (en) | 2007-01-05 |
US7170111B2 (en) | 2007-01-30 |
JP5160791B2 (en) | 2013-03-13 |
EP1714325A1 (en) | 2006-10-25 |
US20050173728A1 (en) | 2005-08-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7170111B2 (en) | Nitride heterojunction transistors having charge-transfer induced energy barriers and methods of fabricating the same | |
EP1821344B1 (en) | Method of forming heterojunction tranistors including energy barriers | |
US9196614B2 (en) | Inverted III-nitride P-channel field effect transistor with hole carriers in the channel | |
US20180233590A1 (en) | Field effect transistor and multilayered epitaxial film for use in preparation of field effect transistor | |
Nanjo et al. | AlGaN channel HEMT with extremely high breakdown voltage | |
US8809987B2 (en) | Normally-off III-nitride metal-2DEG tunnel junction field-effect transistors | |
US7709859B2 (en) | Cap layers including aluminum nitride for nitride-based transistors | |
US8390029B2 (en) | Semiconductor device for reducing and/or preventing current collapse | |
KR102174546B1 (en) | Semiconductor devices and methods of designing semiconductor devices | |
EP2660866A2 (en) | Semiconductor device and method of manufacturing the same | |
US9214539B2 (en) | Gallium nitride transistor with a hybrid aluminum oxide layer as a gate dielectric | |
WO2018063489A1 (en) | Doped gate dielectric materials | |
WO2010132587A2 (en) | High voltage iii-nitride semiconductor devices | |
US10636899B2 (en) | High electron mobility transistor with graded back-barrier region | |
JP5568891B2 (en) | Heterojunction field effect transistor and manufacturing method thereof | |
US8963151B2 (en) | Nitride-based heterostructure field effect transistor having high efficiency | |
KR20110058332A (en) | Enhancement nitride based semiconductor device employing floating gate structure | |
JP5721782B2 (en) | Semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FZDE | Discontinued |