CN100472433C - 用于在双通道处理器中控制处理的装置和方法 - Google Patents
用于在双通道处理器中控制处理的装置和方法 Download PDFInfo
- Publication number
- CN100472433C CN100472433C CNB2005800106607A CN200580010660A CN100472433C CN 100472433 C CN100472433 C CN 100472433C CN B2005800106607 A CNB2005800106607 A CN B2005800106607A CN 200580010660 A CN200580010660 A CN 200580010660A CN 100472433 C CN100472433 C CN 100472433C
- Authority
- CN
- China
- Prior art keywords
- instruction
- computer processor
- data processing
- operated
- decoding unit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000012545 processing Methods 0.000 title claims abstract description 69
- 238000000034 method Methods 0.000 title claims abstract description 16
- 230000009977 dual effect Effects 0.000 title description 3
- 230000004044 response Effects 0.000 claims description 4
- 230000004048 modification Effects 0.000 claims description 3
- 238000012986 modification Methods 0.000 claims description 3
- 230000002596 correlated effect Effects 0.000 claims description 2
- 230000001276 controlling effect Effects 0.000 claims 1
- 238000004590 computer program Methods 0.000 abstract description 4
- 239000013598 vector Substances 0.000 description 12
- 238000013507 mapping Methods 0.000 description 6
- 238000013461 design Methods 0.000 description 3
- 238000007792 addition Methods 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 238000006073 displacement reaction Methods 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 238000000926 separation method Methods 0.000 description 2
- 230000009471 action Effects 0.000 description 1
- 230000006399 behavior Effects 0.000 description 1
- 238000009933 burial Methods 0.000 description 1
- 230000000875 corresponding effect Effects 0.000 description 1
- 230000006378 damage Effects 0.000 description 1
- 230000007812 deficiency Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000007620 mathematical function Methods 0.000 description 1
- 230000008569 process Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
- G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
- G06F9/3853—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution of compound instructions
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
- G06F9/30036—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
- G06F9/3885—Concurrent instruction execution, e.g. pipeline, look ahead using a plurality of independent parallel functional units
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
- G06F9/3885—Concurrent instruction execution, e.g. pipeline, look ahead using a plurality of independent parallel functional units
- G06F9/3887—Concurrent instruction execution, e.g. pipeline, look ahead using a plurality of independent parallel functional units controlled by a single instruction for multiple data lanes [SIMD]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
- G06F9/3885—Concurrent instruction execution, e.g. pipeline, look ahead using a plurality of independent parallel functional units
- G06F9/3889—Concurrent instruction execution, e.g. pipeline, look ahead using a plurality of independent parallel functional units controlled by multiple instructions, e.g. MIMD, decoupled access or execute
- G06F9/3891—Concurrent instruction execution, e.g. pipeline, look ahead using a plurality of independent parallel functional units controlled by multiple instructions, e.g. MIMD, decoupled access or execute organised in groups of units sharing resources, e.g. clusters
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
Abstract
Description
指令的识别标志 | 参数 | 使用在 |
Instr | 指令无参数(argument) | 只在C格式中 |
instr dst | 指令有一单个的目的地参数 | 只在C格式中 |
iInstr srcO | 指令有一单个的源参数 | 只在C格式或D格式中 |
instr dst,srcO | 指令有一单个的目的地参数和一单个的源参数 | D格式和M格式指令 |
instr dst,srcOsrcl | 指令有一单个的目的地参数和两个源参数 | C格式、D格式和M格式指令 |
Claims (26)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/813,628 US7949856B2 (en) | 2004-03-31 | 2004-03-31 | Method and apparatus for separate control processing and data path processing in a dual path processor with a shared load/store unit |
GB10/813,628 | 2004-03-31 | ||
PCT/GB2005/001059 WO2005096140A2 (en) | 2004-03-31 | 2005-03-22 | Apparatus and method for control processing in dual path processor |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1950795A CN1950795A (zh) | 2007-04-18 |
CN100472433C true CN100472433C (zh) | 2009-03-25 |
Family
ID=34962961
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB2005800106607A Active CN100472433C (zh) | 2004-03-31 | 2005-03-22 | 用于在双通道处理器中控制处理的装置和方法 |
Country Status (8)
Country | Link |
---|---|
US (2) | US7949856B2 (zh) |
EP (2) | EP1735700B1 (zh) |
JP (1) | JP5198847B2 (zh) |
KR (1) | KR20070026434A (zh) |
CN (1) | CN100472433C (zh) |
CA (1) | CA2560465A1 (zh) |
TW (2) | TWI450192B (zh) |
WO (1) | WO2005096140A2 (zh) |
Families Citing this family (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7949856B2 (en) * | 2004-03-31 | 2011-05-24 | Icera Inc. | Method and apparatus for separate control processing and data path processing in a dual path processor with a shared load/store unit |
US9047094B2 (en) * | 2004-03-31 | 2015-06-02 | Icera Inc. | Apparatus and method for separate asymmetric control processing and data path processing in a dual path processor |
US8484441B2 (en) * | 2004-03-31 | 2013-07-09 | Icera Inc. | Apparatus and method for separate asymmetric control processing and data path processing in a configurable dual path processor that supports instructions having different bit widths |
CN100456230C (zh) * | 2007-03-19 | 2009-01-28 | 中国人民解放军国防科学技术大学 | 超长指令字与单指令流多数据流融合的计算群单元 |
US8281111B2 (en) * | 2008-09-23 | 2012-10-02 | Qualcomm Incorporated | System and method to execute a linear feedback-shift instruction |
US8755515B1 (en) | 2008-09-29 | 2014-06-17 | Wai Wu | Parallel signal processing system and method |
JP2011028543A (ja) * | 2009-07-27 | 2011-02-10 | Renesas Electronics Corp | 情報処理システム及びその情報処理方法 |
US8842121B2 (en) * | 2011-02-03 | 2014-09-23 | Intel Corporation | Stream compaction for rasterization |
CN102945150B (zh) * | 2012-09-18 | 2015-11-18 | 苏州华周胶带有限公司 | 一种实现多功能用户界面的方法 |
KR20140126189A (ko) * | 2013-04-22 | 2014-10-30 | 삼성전자주식회사 | 프로세서의 멀티 실행 모드 지원 장치 및 방법 |
US9772848B2 (en) | 2014-11-14 | 2017-09-26 | Intel Corporation | Three-dimensional morton coordinate conversion processors, methods, systems, and instructions |
US9772849B2 (en) | 2014-11-14 | 2017-09-26 | Intel Corporation | Four-dimensional morton coordinate conversion processors, methods, systems, and instructions |
US9772850B2 (en) | 2014-11-14 | 2017-09-26 | Intel Corporation | Morton coordinate adjustment processors, methods, systems, and instructions |
KR102083878B1 (ko) * | 2015-02-12 | 2020-03-03 | 후아웨이 테크놀러지 컴퍼니 리미티드 | 헤더를 이용하여 wlan 패킷을 자동 검출하기 위한 시스템 및 방법 |
US10402199B2 (en) | 2015-10-22 | 2019-09-03 | Texas Instruments Incorporated | Conditional execution specification of instructions using conditional extension slots in the same execute packet in a VLIW processor |
CN105912307B (zh) * | 2016-04-27 | 2018-09-07 | 浪潮(北京)电子信息产业有限公司 | 一种Flash控制器数据处理方法及装置 |
CN111242293B (zh) * | 2020-01-13 | 2023-07-18 | 腾讯科技(深圳)有限公司 | 一种处理部件、数据处理的方法以及电子设备 |
Family Cites Families (52)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4228498A (en) | 1977-10-12 | 1980-10-14 | Dialog Systems, Inc. | Multibus processor for increasing execution speed using a pipeline effect |
US5136697A (en) | 1989-06-06 | 1992-08-04 | Advanced Micro Devices, Inc. | System for reducing delay for execution subsequent to correctly predicted branch instruction using fetch information stored with each block of instructions in cache |
EP0419105B1 (en) | 1989-09-21 | 1997-08-13 | Texas Instruments Incorporated | Integrated circuit formed on a surface of a semiconductor substrate and method for constructing such an integrated circuit |
JPH05324430A (ja) | 1992-05-26 | 1993-12-07 | Toshiba Corp | データ処理装置 |
US5423051A (en) | 1992-09-24 | 1995-06-06 | International Business Machines Corporation | Execution unit with an integrated vector operation capability |
US5600801A (en) | 1993-07-15 | 1997-02-04 | Dell Usa, L.P. | Multiple function interface device for option card |
US5600810A (en) | 1994-12-09 | 1997-02-04 | Mitsubishi Electric Information Technology Center America, Inc. | Scaleable very long instruction word processor with parallelism matching |
US6052773A (en) | 1995-02-10 | 2000-04-18 | Massachusetts Institute Of Technology | DPGA-coupled microprocessors |
US5737631A (en) | 1995-04-05 | 1998-04-07 | Xilinx Inc | Reprogrammable instruction set accelerator |
JP2931890B2 (ja) | 1995-07-12 | 1999-08-09 | 三菱電機株式会社 | データ処理装置 |
JP3658072B2 (ja) | 1996-02-07 | 2005-06-08 | 株式会社ルネサステクノロジ | データ処理装置およびデータ処理方法 |
JPH09265397A (ja) * | 1996-03-29 | 1997-10-07 | Hitachi Ltd | Vliw命令用プロセッサ |
GB2311882B (en) | 1996-04-04 | 2000-08-09 | Videologic Ltd | A data processing management system |
US5956518A (en) * | 1996-04-11 | 1999-09-21 | Massachusetts Institute Of Technology | Intermediate-grain reconfigurable processing device |
DE19634031A1 (de) | 1996-08-23 | 1998-02-26 | Siemens Ag | Prozessor mit Pipelining-Aufbau |
US6006321A (en) | 1997-06-13 | 1999-12-21 | Malleable Technologies, Inc. | Programmable logic datapath that may be used in a field programmable device |
US5922065A (en) | 1997-10-13 | 1999-07-13 | Institute For The Development Of Emerging Architectures, L.L.C. | Processor utilizing a template field for encoding instruction sequences in a wide-word format |
JP3451921B2 (ja) | 1998-03-30 | 2003-09-29 | 松下電器産業株式会社 | プロセッサ |
EP0953898A3 (en) | 1998-04-28 | 2003-03-26 | Matsushita Electric Industrial Co., Ltd. | A processor for executing Instructions from memory according to a program counter, and a compiler, an assembler, a linker and a debugger for such a processor |
US6226735B1 (en) | 1998-05-08 | 2001-05-01 | Broadcom | Method and apparatus for configuring arbitrary sized data paths comprising multiple context processing elements |
US6292845B1 (en) * | 1998-08-26 | 2001-09-18 | Infineon Technologies North America Corp. | Processing unit having independent execution units for parallel execution of instructions of different category with instructions having specific bits indicating instruction size and category respectively |
DE19843640A1 (de) | 1998-09-23 | 2000-03-30 | Siemens Ag | Verfahren zum Konfigurieren eines konfigurierbaren Hardware-Blocks |
US6553414B1 (en) | 1998-10-02 | 2003-04-22 | Canon Kabushiki Kaisha | System used in plural information processing devices for commonly using peripheral device in network |
WO2000049496A1 (en) | 1999-02-15 | 2000-08-24 | Koninklijke Philips Electronics N.V. | Data processor with a configurable functional unit and method using such a data processor |
EP1050810A1 (en) * | 1999-05-03 | 2000-11-08 | STMicroelectronics SA | A computer system comprising multiple functional units |
GB2352066B (en) * | 1999-07-14 | 2003-11-05 | Element 14 Ltd | An instruction set for a computer |
US6526430B1 (en) | 1999-10-04 | 2003-02-25 | Texas Instruments Incorporated | Reconfigurable SIMD coprocessor architecture for sum of absolute differences and symmetric filtering (scalable MAC engine for image processing) |
EP1102163A3 (en) | 1999-11-15 | 2005-06-29 | Texas Instruments Incorporated | Microprocessor with improved instruction set architecture |
US7039790B1 (en) | 1999-11-15 | 2006-05-02 | Texas Instruments Incorporated | Very long instruction word microprocessor with execution packet spanning two or more fetch packets with pre-dispatch instruction selection from two latches according to instruction bit |
US6255849B1 (en) | 2000-02-04 | 2001-07-03 | Xilinx, Inc. | On-chip self-modification for PLDs |
TW516320B (en) | 2000-02-22 | 2003-01-01 | Intervideo Inc | Implementation of quantization for SIMD architecture |
JP2001306321A (ja) | 2000-04-19 | 2001-11-02 | Matsushita Electric Ind Co Ltd | プロセッサ |
US7120781B1 (en) | 2000-06-30 | 2006-10-10 | Intel Corporation | General purpose register file architecture for aligned simd |
JP2004512716A (ja) | 2000-10-02 | 2004-04-22 | アルテラ・コーポレイション | 専用プロセッサ装置を含むプログラマブルロジック集積回路装置 |
US20020174266A1 (en) | 2001-05-18 | 2002-11-21 | Krishna Palem | Parameterized application programming interface for reconfigurable computing systems |
JP2003005958A (ja) | 2001-06-25 | 2003-01-10 | Pacific Design Kk | データ処理装置およびその制御方法 |
JP2003099397A (ja) | 2001-09-21 | 2003-04-04 | Pacific Design Kk | データ処理システム |
US6798239B2 (en) | 2001-09-28 | 2004-09-28 | Xilinx, Inc. | Programmable gate array having interconnecting logic to support embedded fixed logic circuitry |
JP3785343B2 (ja) | 2001-10-02 | 2006-06-14 | 日本電信電話株式会社 | クライアントサーバシステム及びクライアントサーバシステムにおけるデータ通信方法 |
JP3779602B2 (ja) | 2001-11-28 | 2006-05-31 | 松下電器産業株式会社 | Simd演算方法およびsimd演算装置 |
KR100464406B1 (ko) | 2002-02-08 | 2005-01-03 | 삼성전자주식회사 | 가변길이 vliw 명령어를 위한 디스패치 장치 및 방법 |
US7159099B2 (en) | 2002-06-28 | 2007-01-02 | Motorola, Inc. | Streaming vector processor with reconfigurable interconnection switch |
JP3982353B2 (ja) * | 2002-07-12 | 2007-09-26 | 日本電気株式会社 | フォルトトレラントコンピュータ装置、その再同期化方法及び再同期化プログラム |
US7024543B2 (en) * | 2002-09-13 | 2006-04-04 | Arm Limited | Synchronising pipelines in a data processing apparatus |
TW569138B (en) | 2002-09-19 | 2004-01-01 | Faraday Tech Corp | A method for improving instruction selection efficiency in a DSP/RISC compiler |
US7464254B2 (en) | 2003-01-09 | 2008-12-09 | Cisco Technology, Inc. | Programmable processor apparatus integrating dedicated search registers and dedicated state machine registers with associated execution hardware to support rapid application of rulesets to data |
JP2004309570A (ja) | 2003-04-02 | 2004-11-04 | Seiko Epson Corp | 光通信モジュール、光通信装置、及びその製造方法 |
US7496776B2 (en) | 2003-08-21 | 2009-02-24 | International Business Machines Corporation | Power throttling method and apparatus |
US7385931B2 (en) | 2003-08-22 | 2008-06-10 | Fujitsu Limited | Detection of network misconfigurations |
US7176713B2 (en) | 2004-01-05 | 2007-02-13 | Viciciv Technology | Integrated circuits with RAM and ROM fabrication options |
US7949856B2 (en) | 2004-03-31 | 2011-05-24 | Icera Inc. | Method and apparatus for separate control processing and data path processing in a dual path processor with a shared load/store unit |
US9047094B2 (en) | 2004-03-31 | 2015-06-02 | Icera Inc. | Apparatus and method for separate asymmetric control processing and data path processing in a dual path processor |
-
2004
- 2004-03-31 US US10/813,628 patent/US7949856B2/en active Active
-
2005
- 2005-03-22 EP EP05729441.5A patent/EP1735700B1/en active Active
- 2005-03-22 EP EP10177669.8A patent/EP2290526B1/en active Active
- 2005-03-22 KR KR1020067020244A patent/KR20070026434A/ko not_active Application Discontinuation
- 2005-03-22 CN CNB2005800106607A patent/CN100472433C/zh active Active
- 2005-03-22 WO PCT/GB2005/001059 patent/WO2005096140A2/en not_active Application Discontinuation
- 2005-03-22 JP JP2007505612A patent/JP5198847B2/ja active Active
- 2005-03-22 CA CA002560465A patent/CA2560465A1/en not_active Abandoned
- 2005-03-24 TW TW099133459A patent/TWI450192B/zh active
- 2005-03-24 TW TW094109124A patent/TWI413935B/zh active
-
2010
- 2010-12-09 US US12/964,525 patent/US8484442B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
EP1735700B1 (en) | 2018-09-12 |
TW201106265A (en) | 2011-02-16 |
TWI450192B (zh) | 2014-08-21 |
WO2005096140A2 (en) | 2005-10-13 |
WO2005096140A3 (en) | 2006-07-06 |
JP2007531133A (ja) | 2007-11-01 |
EP1735700A2 (en) | 2006-12-27 |
US20110078416A1 (en) | 2011-03-31 |
US8484442B2 (en) | 2013-07-09 |
CA2560465A1 (en) | 2005-10-13 |
US20050223193A1 (en) | 2005-10-06 |
TWI413935B (zh) | 2013-11-01 |
EP2290526A1 (en) | 2011-03-02 |
JP5198847B2 (ja) | 2013-05-15 |
KR20070026434A (ko) | 2007-03-08 |
EP2290526B1 (en) | 2018-05-30 |
TW200540707A (en) | 2005-12-16 |
CN1950795A (zh) | 2007-04-18 |
US7949856B2 (en) | 2011-05-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN100472433C (zh) | 用于在双通道处理器中控制处理的装置和方法 | |
CN100583027C (zh) | 用于不对称双重路径处理的设备和方法 | |
US9575753B2 (en) | SIMD compare instruction using permute logic for distributed register files | |
EP1267258A2 (en) | Setting up predicates in a processor with multiple data paths | |
CN1989485B (zh) | 用于双数据路径处理的装置和方法 | |
US20040015677A1 (en) | Digital signal processor with SIMD organization and flexible data manipulation | |
US6836837B2 (en) | Register addressing | |
KR20070022239A (ko) | 비대칭 듀얼 경로 프로세싱용 장치 및 방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
ASS | Succession or assignment of patent right |
Owner name: HUIDA TECHNOLOGY ENGLAND CO., LTD. Free format text: FORMER OWNER: ICERA INC. Effective date: 20130121 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20130121 Address after: London, England Patentee after: ICERA Inc. Address before: Bristol Patentee before: Icera Inc. Effective date of registration: 20130121 Address after: Bristol Patentee after: Icera Inc. Address before: Bristol Patentee before: Icera Inc. |