CN100582989C - Master slave critical conduction mode power converter - Google Patents

Master slave critical conduction mode power converter Download PDF

Info

Publication number
CN100582989C
CN100582989C CN 200580029798 CN200580029798A CN100582989C CN 100582989 C CN100582989 C CN 100582989C CN 200580029798 CN200580029798 CN 200580029798 CN 200580029798 A CN200580029798 A CN 200580029798A CN 100582989 C CN100582989 C CN 100582989C
Authority
CN
China
Prior art keywords
power source
power
signal
source
switching
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN 200580029798
Other languages
Chinese (zh)
Other versions
CN101128788A (en
Inventor
A·扬森
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Maypark Holdings Ltd
Original Assignee
Flextronics International USA Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Flextronics International USA Inc filed Critical Flextronics International USA Inc
Publication of CN101128788A publication Critical patent/CN101128788A/en
Application granted granted Critical
Publication of CN100582989C publication Critical patent/CN100582989C/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • Y02B70/126

Abstract

A system and a method for to use multiple power sources for supplying power to a load. The system and method use a triggering system to automatically and substantially cancel a ripple component of the input current drawn by the system. A master power source and a slave power source supply power to the load. The triggering system results in the two power sources having switching frequencies that are substantially equal and switching cycles that are substantially 180 DEG out of phase. Further, the method and the device contemplate the use of a local oscillator in the triggering system to ensure that the slave power source is triggered to the on position at a point in the switching cycle of the master power source that is approximately 180 DEG out of phase with a leading edge of the master switching drive signal. The system and method are advantageously used to provide a power factor correction front-end for a switch-mode power supply. Power supplies with a diverse array of relationships between power supplied and switching frequency can be used.

Description

Master slave critical conduction mode power converter
Related application
The application requires on September 7th, 2004 to propose according to 35 U.S.C. § 119 (e), sequence number be 60/609508 and name be called the pendent U.S. Provisional Application No. of " MASTER SLACE CRITICAL CONDUCTION MODEPOWER CONVERTOR (master slave critical conduction mode power converter) ", be incorporated herein in full as a reference.
Technical field
The present invention relates in general to the system into load supply power, and is particularly related to a plurality of power supplys of this use and produces system high output, homogeneity power.
Background technology
Several problems result from the structure of power converter.The most debatable in these problems is to be difficult to produce muting output power under the situation of noise not being introduced power input.The routine techniques that focuses on this problem is known, but implements complexity and costliness.Conventional power converter is introduced the periodically variable component of input current and can be caused energy loss.In addition, the power converter of prior art does not typically show as the simple resistor load with respect to the power input.
The prior art design that is used for the booster converter of power factor correction (PFC) comprises two kinds of conventional methods that minimize the ripple current problem that solve.Fig. 5 shows the synoptic diagram of prior art power factor correction (PFC) booster converter 500.Being used for similar in appearance to two kinds of methods of the system of Fig. 5 is discontinuous mode (DM) and continuous mode (CM).
In converter 500, exchange (AC) voltage supply V ACBe coupled to the input end two ends of full wave bridge rectifier BR.First output terminal of this bridge rectifier BR is coupled to first end of inductance L.Second end of inductance L is coupled to the drain electrode of transistor switch M and the anode of diode D.The negative electrode of diode D is coupled to first end of output capacitance C.Second output terminal of this bridge rectifier BR is coupled to inductive reactance R SENSEFirst end.Inductive reactance R SENSESecond end, the source electrode of transistor switch M and second end of capacitor C all be coupled to the ground connection node.Be formed on inductive reactance R SENSEThe voltage signal-I of first end SENSE Expression booster converter 500 is from power supply V ACThe electric current that sucks.Signal-I SENSEBe negative polarity, because it is by resistance R SENSETwo ends pressure drop with respect to ground forms.Switch control voltage signal V SWBe applied to the grid of transistor switch M and oxide-semiconductor control transistors switch M whether conducting (switch closure) or not conducting (switch opens).
When switch M was closed, the electric current that produces from bridge rectifier BR passed through inductance L and passes through switch M.Under this condition, diode D is output voltage V OUTReverse bias.The electric current storage power of the inductance L of flowing through is as the magnetic field that is associated with inductance L.When switch M opened, energy stored was transferred to output capacitance C by the electric current of the diode D that flows through.Under this condition, diode D is by forward bias.The energy that is stored in output capacitance C forms the output voltage V at capacitor C two ends OUT, this output voltage can be used to drive load, for example the second source level.From power supply V ACEnergy transfer rate to capacitor C depends on switch controlling signal V SWDutycycle.
The number of times that booster converter 500 oxide-semiconductor control transistors switch M shown in Fig. 5 switch is so that be pressurized converter 500 from AC power V ACThe electric current and the power supply V that suck ACThe voltage that provides is substantially the same on phase place, and the dutycycle of oxide-semiconductor control transistors switch M is so that output voltage V OUTMaintain constant level.Voltage V OUTAnd voltage-I SENSEAll monitored with the control switching.
When carrying out such booster converter 500 in CM, the electric current of the inductance L of flowing through remains on more than zero always.Like this, in the moment of switch M closure, the electric current diode D that flows through.Be stored in diode D junction associated in energy cause that to such an extent as to limited release time of the diode D to diode D can not disconnect at once.Say that more properly the energy that is stored in the node of diode D discharges by switch M when closed at switch M.The high level of current in switch M that causes thus causes the premature damage of extra energy dissipation and switch M.Because this high level of current occurs in each switch M circulation time, so switching frequency is limited.This is especially correct concerning the booster converter that drives the second source level, because this booster converter typically generates about 400 volts regulation voltage at output capacitance C two ends.In addition, because PFC booster converter 500 is controlled the number of times of switching generation so that by power supply V ACThe voltage and current that provides is mutual homophase, so the problem that electric current raises among the switch M can not be avoided by allowing electric current among the diode D drop to zero before Closing Switch M usually, if converter 500 is carried out can take place too when DM.
When carrying out at DM, it is zero ripple that converter 500 special amplifications allow electric current drop to minimum by L, and lowest high-current value simultaneously raises.No matter operator scheme how, the expansion of the scope of the current value of permission means that to the DM converter mean value of electric current remains normal value among the L.Although the maintenance of this electric current allows converter can obtain the efficient that low-loss is switched and improved with respect to the CM converter, unfortunately in the input and output electric current, introduced high ripple.
Existing systems is by the converter that uses a plurality of above-mentioned designs, the relative phase of revising them, and the output power that merges them manages to reduce the ripple influence.The phase place of each converter is modified so that the ripple component of converter cancels each other out with respect to other converter.A kind of like this device is shown in Figure 6.
The ripple current that cancellation is introduced by system in order to provide power to load is known.Known in the prior art by two power supplys of parallel coupled and realize importing the cancellation of ripple current by the switching frequencies of providing for these two power supplys to differ 180 degree.Existing systems 20 shown in Fig. 6 has stipulated to come by this way cancellation input ripple current.This system 20 comprises the first boosting type power converter 21 (first power supply), and it comprises PWM controller 22, FET power switch M1, inductance L 1, rectifier D1 and filter capacitor C1.Power converter 21 moves in known manner, is not described further here.The power that offers load 26 by first power converter 21 is fed network 27 and 22 adjustment of PWM controller, and the grid of FET power switch M1 is coupled in its output.Output voltage and reference voltage V that the voltage divider that is formed by the resistance R 3 and the R4 of feedback network 27 is divided the output voltage of first power converter 21 and relatively told in amplifier U6 REF3Output voltage from amplifier U6 is coupled to the control input of PWM controller 22 then to adjust the ON time of power switch M1.
This system 20 also comprises the second boosting type power converter 23 (second source), and it comprises PWM controller 24, FET power switch M2, inductance L 2, rectifier D2 and filter capacitor C2.Power converter 23 moves in known manner, is not described further here.The power that offers load 26 by second power converter 23 also is fed network 27 and 24 adjustment of PWM controller, and the grid of FET power switch M2 is coupled in its output.Output voltage from amplifier U6 also is coupled to the control input of PWM controller 24 to adjust the ON time of power switch M2.
As everyone knows, flow through inductance L 1 in power converter 21 and 23 and the electric current of L2 has triangular waveform respectively.Fixed oscillator 25 is directly coupled to the clock of PWM controller 22 and imports and be coupled to by phase inverter N2 the clock input of PWM controller 24 so that the clock waveforms that differ 180 degree to be provided to PWM controller 22 and 24.As a result, the triangle current waveform of inductance L 1 and L2 will differ 180 degree.Therefore, the triangle composition of input current has been cancelled, only stay input current the DC component.The circuit of Fig. 6 can not solve the problem of load 26 being carried out electric current or power equalization.In addition, because the component of two power supplys is inequality, so slight differing can take place nature.Cause ripple current to be large enough to avoid sort circuit to be applied to high-power device.
It is known coming power to be provided and further to use phase-detection to stablize the ripple component that offers the input current that the electric current of load and cancellation introduced by this system by each power supply to load in conjunction with the power supply of variable frequency.
Fig. 7 shows the block diagram that the system 30 of power is provided for load 36.System 30 comprises first and second power supplys 31 and 32, and their input end is coupled to together and provides power for same load 36.In the power supply 31 and 32 each all is a variable-frequency power source, it switching frequency and it offer load power between certain relation is arranged.For example, each power supply 31 and 32 can both have it switching frequency and it offer load power between be linear or nonlinear relation.Simultaneously, each power supply also can both it switching frequency and it offer load power between the relation of direct ratio is arranged, power increases or reduces in identical direction with switching frequency like this, and the relation of inverse ratio is perhaps arranged, and power and switching frequency change in opposite direction like this.The power supply 31 of system 30 and 32 switching frequencies at them offer between the power of load 36 to them similar relation.As shown in Figure 7, first and second power supplys 31 and 32 can coupling parallel with one another.
With reference to figure 7, this system also comprises respectively and first and second power supplys 31 and 32 feedback networks that are associated 33 and 34.First feedback network 33 is coupled to the part of the output voltage of first power supply 31 the control end CTRL of first power supply 31 to change the first switching frequency f of first power supply 31 Sw1Thereby, adjust the power that offers load 36 by first power supply 31.Similar, second feedback network 34 is coupled to the part of the output voltage of second source 32 the control end CTRL of second source 32 to change the second switching frequency f of second source 32 Sw2Thereby, adjust the power that offers load 36 by second source 32.
Phase detection device 35 provides the first switching frequency f that represents first power supply 31 Sw1The second switching frequency f with second source 32 Sw2Between the error signal that differs.The first switching frequency f Sw1Pick out from the terminal of first power supply 31, and put on an input end of phase detection device 35.Similar, the second switching frequency f Sw2Pick out from the terminal of second source 32, and put on another input end of phase detection device 35.The error signal that is provided by phase detection device 35 is linked into feedback network 33 and 34.The result is the first and second switching frequency f Sw1And f Sw2Locking mutually.
In addition, because first and second power supplys 31 and 32 switching frequencies at them offer between the power of load to them similar relation is arranged, the power that all first power supplys 31 offer load 36 is substantially equal to the power that second source 32 offers load 36.In Fig. 7, power stable substantially that offers load 36 by first and second power supplys 31 and 32 mean by in power supply 31 and 32 each to offer the electric current of load 36 stable basically, because power supply 31 and 32 couplings parallel with one another, and apply identical voltage for like this load 36.
The circuit of Fig. 7 uses and is designed to lock the loop that two power supplys differ 180 degree phase differential.Unfortunately, because the dutycycle of two power supplys not always 50%, so phase place is just always opposite fully.In addition, the device forfeiture phase locking when adjusting the loop ultimate limit state among Fig. 7, this causes completely losing cancellation input ripple current, and can cause sending audible noise from this device.
Summary of the invention
The present invention relates to a kind ofly use a plurality of power supplys to provide the system and method for power as load, those power supplys are arranged to host-guest architecture here, wherein from the modulated output power that has desired characteristic with generation of the characteristic of power source.
The present invention can realize with all types of critical conduction modes (CCM) converter, comprise reversed polarity, supercharging, reversed polarity supercharging, reverse and forward converter be used in AC/DC and DC/DC power converter and insulation with uninsulated structure in.
In some applications, comprise and plan to be used in output power above power factor correction (PFC) front end in 300 watts the power supply, expectation has the power-supply system of following feature: have good electric current to distribute in the gamut of input voltage, variable frequency operation, fabulous input current ripple eliminate and and the power input system between have minimum interference.The invention provides and a kind ofly have these desired characteristics and have improved simplification and system easy to manufacture.In addition, the present invention has avoided the use of large volume and inefficient components (for example inductive reactance that exists) in many conventional device.
The present invention relates to use a plurality of variable-frequency power source so that the consistent power system and method to load to be provided a kind of.This system and method comprise triggering from the connection of power source cutting off main power source, they also comprise uses phase detectors to adjust cut-out from power source for optimal power characteristics.
On the other hand, the present invention utilizes partial voltage control oscillator (VCO) in triggering.In this embodiment, the connection of main power source is locked into VCO.Frequency is controlled as the frequency identical with main power source.In addition, VCO has the output waveform of symmetry.Be triggered to the negative edge that VCO exports from power source, itself and rising edge (itself and main power source are connected homophase) have 180 degree phase differential basically.Therefore, from the connection of power source will and the connection of main power source between the phase differential of 180 degree are arranged basically.This scheme has minimized the input and output ripple current.
Description of drawings
Fig. 1 is the block diagram that is used for providing to load the system of power of the feature according to the present invention.
Fig. 2 further shows the assembly of system among Fig. 1.
Fig. 3 is the functional diagram of the optional embodiment of the present invention.
Fig. 4 is the functional diagram of the optimum embodiment of the present invention.
Fig. 5 shows the power source of prior art.
Fig. 6 shows and uses two power sources in parallel to carry out the power supply front end of power factor correction in the prior art.
Fig. 7 shows and uses its frequency to be carried out the power supply front end of power factor correction by two stable sources in parallel of phase-lock loop in the prior art.
DETAILED DESCRIPTION OF THE PREFERRED
To be elaborated to preferred and optional embodiment of the present invention now, example is shown in the drawings.Although present invention is described in conjunction with these embodiment, be appreciated that they do not plan to limit the invention to these embodiment.On the contrary, the object of the invention is to cover replacement, modification and equivalent, and it can be included in the additional the spirit and scope of the present invention that claim limited.In addition, in following detailed description of the present invention, many specific detail have been illustrated in order to provide this that invention is understood completely.Yet, should be noted that the present invention can not realize yet when having these specific details.In other situation, become unnecessary unclear in order not make each side of the present invention, well-known method, program, assembly and circuit will not be described in detail.
Fig. 1 is the block diagram that is used to the system 100 that load provides power according to of the present invention.This system comprises two power sources, main power source 110 and from power source 130.Each power source can comprise following assembly, respectively for main power source 110 with from power source 130: power input 112,132; Current sensor output 114,134; Power output 116,136; Internal monostable drives 118,138; Internal monostable delay driver 122,142; With internal monostable output 124,144.Main power source 110 is coupled to from power source 130 and is the power in the supply of array output 104 places of system 100 with the power transfer that the input 102 in system 100 is received, and the while all provides minimal interference in input 102 and array output 104 places.
In system 100, main power source 110 and all be switchable power supply as be known in the art from power source 130, thus and only when connecting, they just provide the output 116 and 136 of power to them.Two power supplys all rely on internal monostable, and it does not illustrate, and with the control internal switch, also do not illustrate.Internal monostable drives 118,138 drives trigger decision switching state by providing.When voltage was applied to internal monostable drives 118,138, each monostable drive provided voltage to internal switch and internal monostable output 124,144.The voltage basis that is provided by internal monostable drives is continued by 122,142 delays that determined of internal monostable delay circuit driver.At main power source 110 with from power source 130, the relation between switch and the supply of monostable voltage is such, when monostable drive provides voltage or " connection ", and switch closure, this is corresponding to " disconnection " state of power supply.Yet, mean from the internal monostable drives of power source 130 and the internal monostable drives driving out of phase basically of main power source 110 in the internal monostable output 124 of main power source 110 and from comprising phase inverter 180 between the internal monostable drives 138 of power source 130.In a word, will cause that power supply is cut off to such an extent as to power supply 110 and 130 is configured to the signal that such driver 118 and 138 receives, and by the delay circuit driver in 122,142 a period of times that determined voltage be provided for output 124,144.
When main power source 110 is in off-state, store the power be provided to input 112, this power is applied to output 116 and subsequently to array output 104 and then be applied to load, this does not illustrate when it is in conducting state.Simultaneously, be coupled to delay monostable multivibrator circuit driver 122 from the signal of array output 104, electric current is stored in wherein to drive this deferred mount when monostable drive activates.Main power source 110 is in the self-resonance structure: when the electric current in the main power source 110 reaches zero, be fed to monostable drive 118 from the signal of current sensor output 114.This signal can be selected by postponing structure 131 to utilize the natural resonance decline in the zero crossing electric current.Then monostable drive provides voltage, cuts off main power source 110 and provides voltage to arrive monostable output 124 simultaneously.Monostable drive provides this voltage in a period of time that meets delay circuit 122.Delay circuit 122 is charged by the output power of system 100.
Be coupled to monostable drive 138 from the signal of monostable output 124 by phase inverter 180 from power source 130.Therefore, when main power source 110 switches to scram position, switch to conduction position from power source 130 thereupon.From the time that power source 130 is configured to use feedback mechanism to adjust it and remains on conduction position.In time, remain on conduction position from power source 130 by delay circuit 142 decisions.Delay circuit 142 is used the backfeed loop charging of output power, monostable output 144 and the current sensor output 142 of system 100.The operation of this backfeed loop cause if the electric current from power source 130 basically near zero then do not cut off from power source.From the signal of monostable output 144 and from the signal of current sensor output 142 in phase detectors 160 relatively.The output of phase detectors 160 be added to the proportional electric current of the output power of system 100 on and its combination be supplied to delay circuit 142.The voltage of phase detectors 160 output representative when cutting off with power source 130 in the departing from of zero current of appearance.This error signal provide negative feedback with modulation from the pulse width of power source 130 so that cut off occur in the moment that the electric current that is substantially zero occurs from power source 130.
Main power source 110 is the self-resonance structure: have and depend on from array output 104 with from its switching state of feedback of current sensor 114.Controlled by the output of the monostable of main power source 110 from the switching state of power source 130, and by the FEEDBACK CONTROL from array output 104, this array output 104 is regulated by the correction that is drawn according to comparison between current sensor 134 and the monostable output 144.Like this, from the opposite states of the switching state of power source 130 and main power source 110 link together, and from the pulse width optimization of power source 130 to suitable that switching state.
Power by importing 102 outside supplies are by importing 112 parallel connections and be linked into main power source 110 and being linked into from power source 130 by importing 132, and this power is stored there.When main power source 110 is positioned on position, be positioned at open position from power source 130.Be linked into input 112 and supply and arrive subsequently array output 104 in output 116 with the power that is stored in main power source 110.Simultaneously, be linked into from the power of power source 130 and be stored in from power source 130, do not have power to be supplied to output 136 in input 132.When the electric current in the main power source 110 reaches zero, be linked into monostable drive 118 from the signal of current sensor output 114, switch main power source 110 to open position, its keeps the time of the segment length that determined by delay circuit 122 in this position.Simultaneously, insert monostable drive 138, trigger from power source 130 and switch on position from open position from the signal of monostable output 124.In one period, remain on position from power source 130 by delay circuit 142 length that determines.The length that postpones is modulated through a plurality of switching cycles by negative feedback mechanism, and wherein departing from of optimal delay length causes being fed to the adjustment of the power that postpones length circuit 142.Simultaneously, main power source 110 remains on off-state according to delay circuit 122.Because delay circuit 122,142 provides power by same source, so their can then be a kind of like this modes of connection of main power source 110 and disposing according to making after the cut-out of power source 130 soon.
Fig. 2 is a main power source 110 or from the functional block diagram of the power source 200 of power source 130 among Fig. 1.Power source 200 comprises voltage input 210, voltage output 230, monostable circuit 276, operational amplifier 274, switch 278, inductance 270, diode 280 and inductance 272.The voltage that inserts voltage input 210 provides energy for inductance 270, causes induction current in inductance 272.If switch 278 is opened, and the electric current of supply is in correct direction, comes the current forward biases diode 280 of self-inductance 270 so and walks by voltage output 230.If switch 278 closures come the short circuit current ground connection of self-inductance 270 and diode 280 to be reverse biased.
The state of switch 278 is by the Q output decision of monostable circuit 276.This Q output can take two states and acquiescence to be in a kind of state, and when this monostable circuit received voltage in the A input, it promoted Q and outputs to second state, and it keeps one period by the RC input decision of monostable circuit there.The A input of monostable circuit 276 and RC input are determined by the input 240 and 250 of power source 200 respectively.The Q output of monostable circuit provides as the output 260 of power source 200.
The induction current that causes in the inductance 272 is linked into operational amplifier 274 as an input, another input grounding of operational amplifier 274.The output of operational amplifier 274 is as output 220 couplings of power source 200.
Fig. 3 is the functional block diagram of the optional embodiment of the present invention.The operation of system 300 is similar to system 100 among Fig. 1 basically among Fig. 3.System's 300 couplings come to provide power in input 301 received powers and in output 302.Be coupled to power source in parallel from input 301 power signal, main power source and one are from power source.
This power signal is coupled to inductance 310, and it causes induction current in inductance 318 therein.This signal is taked in two paths of self-inductance 310, depends on the state of switch 314: if switch opens, this signal is by diode 312 and then to output 302; If switch closure, this signal will be by switch 314 to ground.Come the induced signal of self-inductance 318 to supply with operational amplifier 320 as an input.Another input of amplifier 320 is shorted to ground.The triggering input A of monostable circuit 316 is received in the output of operational amplifier 320 by deferred mount 322.
This power signal also is linked into from power source.This power signal is linked into inductance 350, and it causes induction current in inductance 358 therein.This signal is taked in two paths of self-inductance 350, depends on the state of switch 354: if switch opens, this signal is by diode 352 and then to output 302; If switch closure, this signal will be by switch 354 to ground.Come of the input of the induced signal of self-inductance 358 as operational amplifier 360.Another input of operational amplifier 360 is connected to ground.The feedback network 395 that is used to control from power source is coupled in the output of operational amplifier 360.The operation of network 395 will be to discussion after the describing more completely of the operation of the operation of monostable circuit 316,356 and main power source.
Each monostable circuit 316,356 all has output Q to import A and RC with two.This output Q can take two states, and a kind of is stable and a kind of floating.Conversion from the steady state (SS) to the quick condition occurs in monostable circuit on input A during received signal, and output Q remains on the duration of quick condition by input RC decision.When input RC was shorted to ground, the state of output Q switches to stabilize decided state.In system 300, the timing method of ubiquitous this conversion is to connect resistance and capacitance network to the RC input.When output Q was quick condition, the energy that is stored in the electric capacity was dissipated by resistance, was shorted to ground up to the RC input, had determined output Q to be in the time of quick condition like this.
Main power source and from the array output of power source when offering output 302, also offers main power source as feedback signal 397 and from power source.Feedback signal 397 is then passed through wave filter 382 and totalizer 392 by wave filter 380 and order.The input RC of monostable circuit 316 is coupled in the output of wave filter 382.Like this, be trapped in the duration of quick condition in the monostable circuit 316 by wave filter 382 decisions.Monostable circuit 316 is by the state of output Q driving switch 314.The state of output Q, and therefore switch 314 is determined by monostable circuit 316.Simultaneously, the signal from output Q offers from the input A of the monostable circuit 356 of power source.
Because the characteristic of switch 314,354, the output Q of monostable circuit 316 causes this influence to the coupling of the input A of monostable circuit 356: Closing Switch 314 then causes opening of switch 354.Thereby, triggered from the connection of power source cut-out by main power source.Yet, be not mirror image from the actual duty cycle of power source and main power source, and therefore can not cause the counteracting fully of input and output ripple current.In addition, the feedback mechanism of decision switching cycle has the correction factor that causes that these dutycycles are adjusted.To describe these feedback arrangements in detail now.
Determine appropriate signals to offer the input A and the RC of monostable circuit 356 from the feedback network 395 of power source based on the output of operational amplifier 360 and the output Q of monostable circuit 356.In addition, network 395 controls are from the output Q of monostable circuit 356 and the signal that outputs to switch 354 of operational amplifier 360.395 pairs of feedback networks are carried out two kinds of different operations from operational amplifier 360 with the input from monostable circuit 356, and these two kinds of operations cause two kinds of separate outputs.
In order to form first output, the phase place between the output Q of feedback network 395 competitive list steady-state circuits 356 and the output of operational amplifier 360.This output Q makes the handover event of monostable circuit 356 influences from power source, the magnitude of current that the output representative of operational amplifier 360 exists from power source.This phase bit comparison reckoner shows the signal of deviation between expectation switching time and optimum switching time, optimum switching time the electric current from power source be substantially zero.
Second output be by with the output executable operations of the output Q of 390 pairs of monostable circuits 356 of door and operational amplifier 360 after the result.Unless the electric current from power source is less than or equal to zero basically, otherwise this operation produces the not output of trigger switch incident.
The first output signal transmission of feedback network 395 is arrived totalizer 392 by wave filter 384.Totalizer 392 is combined with feedback signal 397 first output.The output of this totalizer is provided to wave filter 386 and then is provided to the input RC of monostable circuit 356.
Like this, the quick condition of output Q that is converted to monostable circuit 356 is by the signal deciding from the output Q of monostable circuit 316, and time of continuing of this quick condition is determined by the signal that first output of feedback signal 397 and feedback network 395 is determined.
Second output signal of feedback network 395 is coupled the switch of controlling from power source 354.Logical AND gate 390, combine decision by the output of the output Q of monostable circuit 356 and operational amplifier 360 from the switching state of power source.Like this, unless the electric current from power source is less than or equal to zero basically, otherwise just do not trigger handover event.
The effect of feedback network 395 is to provide correction switching time to the expectation from power source.As discussed above, directly triggered by the cut-out of main power source the switching time of this expectation.Yet under the situation that does not have feedback network 395, it is possible using the electric current that can not be accepted level from inductance 350 to come closure concerning switch 354.This can cause damaging switch 354.This feedback network 395 provides two kinds of functions: the first, and it prevents that the electric current that switch 354 can not be accepted level is closed forever; The second, it provides correction to the pulse width from power source, occurs in that propelling of optimal time towards the cut-out incident about the electric current from power source.
Fig. 4 is the functional diagram of the system 400 of the preferred embodiment of the present invention.System 400 is the same with system 300 among Fig. 3, but additional between the input A of the output Q of monostable circuit 316 and monostable circuit 356 have a pierce circuit 410.
Pierce circuit 410 comprises that the voltage controlled oscillator 440 with 50% dutycycle delivers to the trigger pip of the input A of monostable circuit 356 in order to generation.Modulated so that the frequency of oscillator 440 of the control signal that is linked into oscillator 440 frequency with the output Q of monostable circuit 316 basically is identical.In addition, from the signal of oscillator 440 basically with the output Q signal homophase of monostable circuit 316 leave the rising edge of that signal because it is triggered.This signal by anti-phase and insert monostable circuit 356 input A so that the output of monostable circuit 356 as a result Q with the output Q of monostable circuit 316 180 degree phase differential are arranged basically.
In pierce circuit 410, the output Q of monostable circuit 316 is coupled to phase detectors 420, and the output of it and voltage controlled oscillator 440 is therein compared.Difference between the output result of phase detectors 420 and two input signals is proportional.This input is coupled to voltage divider 430 and then is coupled to oscillator 440.The result is the rising edge homophase that feedback network drives the output Q of the output signal of this oscillator and monostable circuit 316.Therefore, the output Q of the frequency of oscillator 440 and monostable circuit 316 is substantially the same.The output of oscillator 440 is also anti-phase and be access in the input A of monostable circuit 356 by phase inverter 450.What this output signal Q that operates in monostable circuit 316 had 180 degree phase differential a bit triggers monostable circuit 356 effectively.
Because the characteristic of switch 314,354,180 degree phase differential in the signal of the output Q of monostable circuit 316,356 cause following influence: Closing Switch 314 then causes opening of switch 354.Therefore, the connection from power source is triggered by the cut-out of main power source.
Compare with system 300, system 400 produces better input and output current ripple and offsets.Discuss as above-mentioned, have inconsistency at main power source with between the power source.In order not damage circuit unit, main power source and needn't become mirror image mutually from the dutycycle of power source.Like this, main power source and can not eliminate mutual ripple component in good condition from the power source signal.
Local oscillator system 400 provides normal value to proofread and correct for main power source with from the dutycycle of power source, and each all is 50% and the state-driven of 180 degree phase differential arranged towards making them.This correction is prepared for optimum the elimination.In contrast, system 300 does not have this correction.Therefore, system 400 has improved the ripple elimination than system 300.
Describe the present invention with regard to the specific embodiment that has added details, made structural principle of the present invention and processing ease understand.Here to the reference of specific embodiment and details thereof, purpose does not also lie in the scope that limits appended claim.Under the conditions without departing from the spirit and scope of the present invention, can make amendment to embodiment apparent for those skilled in the art.

Claims (28)

1, a kind ofly provide the system of power to load, described system comprises:
A, first and second power sources, each all has control system;
B, be used for detecting the cut-out incident of first power source, and after this trigger the device of the connection incident in second power source, this device comprises and is used for directly that these two provides the device of first signal to the control system of the switch of first power source and second power source; With
C, feedback mechanism, be configured to monitor the switching state of second power source and the dutycycle of regulating second power source according to switching state continuously, wherein this feedback mechanism further is configured to trigger the cut-out incident in second power source when the remaining power supply electric current in second power source is substantially equal to zero
Wherein first and second power sources have similar noisiness.
2, the system that power is provided to load as claimed in claim 1, wherein first power source has the switching waveform that comprises frequency and dutycycle, wherein dutycycle is modulated by first feedback system in addition, described first feedback system adopts and comprises and the described input that the proportional signal of power that system provided of power is provided to load, its medium frequency is determined by second feedback system in addition, described second feedback system adopt comprise with first power source in the input of the proportional signal of source current that exists.
3, as claimed in claim 2ly provide the system of power to load, wherein second feedback system comprises when the source current that is used for detecting first power source reaches zero and after this signal with the device of the cut-out incident that triggers first power source to the control system of first power source.
4, as claimed in claim 3ly provide the system of power to load, comprising postpones to signal utilizes the known oscillation behavior of the source current in first power source so that the minimized device of voltage at the switching device two ends of first power source thereby wherein after this signal to the control system of first power source.
5, the system that power is provided to load as claimed in claim 1, wherein second power source has the switching waveform that comprises frequency and dutycycle, its medium frequency is determined by the triggering of the connection incident in second power source, wherein dutycycle is modulated by the 3rd feedback system in addition, described the 3rd feedback system adopt comprise with second power source in the proportional signal of source current, the proportional signal of power that is provided with described system that exist and the signal that triggers desirable handover event.
6, as claimed in claim 5ly provide the system of power to load, wherein desirable handover event is triggered indirectly by the cut-out incident in first power source.
7, the system that power is provided to load as claimed in claim 6, wherein the 3rd feedback system is configured to determine to trigger the signal of desirable handover event and the phase difference between signals that produces when the source current in second power source is substantially zero, and wherein the control system of second power source is used the dutycycle that the signal of the described phase differential of expression is regulated second power source continuously.
8, a kind ofly provide the system of power to load, described system comprises:
A, first and second power sources, each all has control system; With,
B, be used for detecting the cut-out incident of first power source, and after this trigger the device of the connection incident in second power source, this device that is used to detect comprises and is used for directly that these two provides the device of first signal to the switch of first power source and pierce circuit, described pierce circuit is coupling between first power source and second power source, control system to second power source after being responsible for provides control signal, wherein pierce circuit comprises voltage controlled oscillator, is configured to receive from first signal of first power source and is used to produce control signal so that the frequency of control signal equals the frequency of first signal;
Wherein first and second power sources have similar noisiness.
9, as claimed in claim 8ly provide the system of power to load, wherein control signal has waveform, and described waveform is substantially the same with the waveform of first power source, also with the waveform of first power source homophase and have and be essentially 50% dutycycle basically.
10, the system that power is provided to load as claimed in claim 8, wherein first power source has the switching waveform that comprises frequency and dutycycle, wherein dutycycle is modulated by first feedback system in addition, described first feedback system adopts and comprises and the described input that the proportional signal of power that system provided of power is provided to load, its medium frequency is determined by second feedback system in addition, described second feedback system adopt comprise with first power source in the input of the proportional signal of source current that exists.
11, as claimed in claim 10ly provide the system of power to load, wherein second feedback system comprises when be used for detecting the first power source source current reaches zero and after this signal with the device of the cut-out incident that triggers first power source to the control system of first power source.
12, the system that power is provided to load as claimed in claim 11, wherein after this signal and comprise the delay signalling to the control system of first power source, thereby utilize the known oscillation behavior of the source current in first power source, so that the minimized device of voltage at the switching device two ends of first power source.
13, the system that power is provided to load as claimed in claim 8, wherein second power source has the switching waveform that comprises frequency and dutycycle, its medium frequency is determined by the triggering of the connection incident in second power source, wherein dutycycle is modulated by the 3rd feedback system in addition, described the 3rd feedback system adopt comprise with second power source in the proportional signal of source current, the proportional signal of power that is provided with described system and the input that triggers the signal of desirable handover event that exist.
14, as claimed in claim 13ly provide the system of power to load, wherein desirable handover event is triggered indirectly by the cut-out incident in first power source.
15, the system that power is provided to load as claimed in claim 14, wherein the 3rd feedback system is configured to determine to trigger the signal of desirable handover event and the phase difference between signals that produces when the source current in second power source is substantially zero, and wherein the control system of second power source is used the dutycycle that the signal of the described phase differential of expression is regulated second power source continuously.
16, as claimed in claim 14ly provide the system of power to load, wherein the 3rd feedback system also comprises and is used for preventing to switch the device of generation greater than zero the time when the source current of second power source.
17, a kind ofly provide the system of power factor correction to power supply, described system comprises:
A, first and second power sources, wherein each power source has similar relation between the switching frequency of power that power source provided and power source, and wherein each power source has similar characteristic noise in the output of power source in addition;
B, be used for detecting the cut-out incident of first power source, and after this produce and have first signal of first frequency to trigger the device of the connection incident in second power source;
C, be used for modulating the device of the dutycycle of second power source according to the current characteristic of second power source; With
D, comprise the oscillatory circuit of voltage controlled oscillator, be configured to receive control signal that first signal and generation have second frequency to trigger the connection incident in second power source, wherein first frequency equals second frequency.
18, as claimed in claim 17ly provide the system of power factor correction, the device that wherein is used to detect to comprise to be used for directly to power supply that these two provides the device of first signal to the switch of first power source and oscillatory circuit.
19, the system that power factor correction is provided to power supply as claimed in claim 18, wherein first power source has the switching waveform that comprises frequency and dutycycle, wherein dutycycle is modulated by first feedback system in addition, described first feedback system adopts and comprises and the described input that the proportional signal of power that system provided of power is provided to load, its medium frequency is determined by second feedback system in addition, described second feedback system adopt comprise with first power source in the input of the proportional signal of source current that exists.
20, as claimed in claim 19ly provide the system of power factor correction to power supply, wherein second feedback system comprises when be used for detecting the first power source source current reaches zero and after this signal with the device of the cut-out incident that triggers first power source to the control system of first power source.
21, the system that power factor correction is provided to power supply as claimed in claim 20, wherein after this signal and comprise the delay signalling to control system, thereby utilize the known oscillation behavior of the source current in first power source, so that the minimized device of voltage at the switching device two ends of first power source.
22, the system that power factor correction is provided to power supply as claimed in claim 18, wherein second power source has the switching waveform that comprises frequency and dutycycle, its medium frequency determines by the triggering of the connection incident in second power source, and the device that is used for modulating the dutycycle of second power source in addition is the 3rd feedback system that the input of proportional signal of power that comprises the proportional signal of the source current that exists with second power source, provided with described system and the signal that triggers desirable handover event is provided.
23, as claimed in claim 22ly provide the system of power factor correction to power supply, wherein desirable handover event is triggered indirectly by the cut-out incident in first power source.
24, the system that power factor correction is provided to power supply as claimed in claim 23, wherein the 3rd feedback system is configured to determine to trigger the signal of desirable handover event and the phase difference between signals that produces when the source current in second power source is substantially zero, and wherein the control system of second power source is used the dutycycle that the signal of the described phase differential of expression is modulated second power source continuously.
25, the system that power factor correction is provided to power supply as claimed in claim 24, wherein control system has waveform, described waveform is substantially the same with the waveform of first power source, also with the waveform of first power source homophase and have and be essentially 50% dutycycle basically.
26, as claimed in claim 24ly provide the system of power factor correction to power supply, wherein the 3rd feedback system also comprises and is used for preventing to switch the device of generation greater than zero the time when the current and power supply of second power source.
27, a kind ofly provide the method for power factor correction to power supply, described method comprises:
A, the coupling first and second power sources so that this two power sources all from the identical sources received power and to the identical load output power; Wherein first power source has first switching cycle and second power source has second switching cycle;
B, first power source is configured to self-resonance so that first power source is determined the switching frequency of first switching cycle;
C, second power source is configured to when first power source cuts off to connect, thus the switching frequency approximately equal of the switching frequency of second switching cycle of second power source and first power source; And,
The dutycycle of d, modulation second power source is so that the cut-out incident of second power source takes place when the source current in second power source is substantially equal to zero.
28, a kind ofly provide the method for power factor correction to power supply, described method comprises:
A, the coupling first and second power sources so that this two power sources all from the identical sources received power and to the identical load output power; Wherein these two power sources have switching cycle;
B, dispose first power source in the self-resonance mode, so that first power source is determined the switching frequency of its switching cycle;
C, configuration local oscillator be created in have under the frequency that equates with the switching frequency of first power source be similar to 50% dutycycle and with the waveform of the switching frequency phase alignment of first power source;
D, second power source is configured for operation in the switching frequency that the waveform that is produced with local oscillator has approximate 180 degree phase differential, thus the switching frequency approximately equal of the switching frequency of the switching cycle of second power source and first power source and and the switching frequency of first power source between approximately have 180 to spend phase differential; And,
The dutycycle of e, modulation second power source so that the cut-out incident of second power source taking place with respect to the best time of the electric current that in second power source, exists.
CN 200580029798 2004-09-07 2005-09-07 Master slave critical conduction mode power converter Active CN100582989C (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US60950804P 2004-09-07 2004-09-07
US60/609,508 2004-09-07
US11/220,876 2005-09-06

Publications (2)

Publication Number Publication Date
CN101128788A CN101128788A (en) 2008-02-20
CN100582989C true CN100582989C (en) 2010-01-20

Family

ID=39096064

Family Applications (1)

Application Number Title Priority Date Filing Date
CN 200580029798 Active CN100582989C (en) 2004-09-07 2005-09-07 Master slave critical conduction mode power converter

Country Status (2)

Country Link
CN (1) CN100582989C (en)
TW (1) TWI421663B (en)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100039088A1 (en) * 2008-08-15 2010-02-18 System General Corp. Interleaved slave switching circuit for discontinuous mode pfc converter
US8164928B2 (en) * 2010-04-28 2012-04-24 System General Corporation Method and apparatus of operating a primary-side-regulation power converter at both continuous current mode and discontinuous current mode
CN103532367B (en) * 2012-07-03 2016-12-21 珠海格力电器股份有限公司 interleaved PFC control method and device
EP4340150A1 (en) * 2021-06-04 2024-03-20 Huawei Digital Power Technologies Co., Ltd. Power source system and power source system control method
CN117073653B (en) * 2023-10-18 2023-12-22 中国船舶集团有限公司第七〇七研究所 Resonant gyroscope driving efficiency correction method and system based on energy coefficient

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5905369A (en) * 1996-10-17 1999-05-18 Matsushita Electric Industrial Co., Ltd. Variable frequency switching of synchronized interleaved switching converters
DE19948903C2 (en) * 1999-10-11 2002-07-18 Infineon Technologies Ag Clocked power supply
US6452366B1 (en) * 2000-02-11 2002-09-17 Champion Microelectronic Corp. Low power mode and feedback arrangement for a switching power converter
US6531854B2 (en) * 2001-03-30 2003-03-11 Champion Microelectronic Corp. Power factor correction circuit arrangement
US6522560B1 (en) * 2001-09-13 2003-02-18 Delta Electronics, Inc. Power supply apparatus
US6657417B1 (en) * 2002-05-31 2003-12-02 Champion Microelectronic Corp. Power factor correction with carrier control and input voltage sensing
TW581946B (en) * 2002-12-26 2004-04-01 Wistron Corp Computer system with switchable working frequency and the switching method thereof

Also Published As

Publication number Publication date
TWI421663B (en) 2014-01-01
TW200619897A (en) 2006-06-16
CN101128788A (en) 2008-02-20

Similar Documents

Publication Publication Date Title
EP1800198B1 (en) Master slave critical conduction mode power converter
US6356462B1 (en) Soft-switched full-bridge converters
US6744649B1 (en) Zero switching power converter operable as asymmetrical full-bridge converter
US6954367B2 (en) Soft-switching power converter
EP0334100B1 (en) Full bridge switching circuit
US7154250B2 (en) Buck-boost DC—DC switching power conversion
US6038142A (en) Full-bridge isolated Current Fed converter with active clamp
US20160276942A1 (en) Method of feedback commanding a monophase resonant converter, a related monophase resonant converter and a polyphase resonant converter
US6873138B2 (en) Method and apparatus for converting power
CN100582989C (en) Master slave critical conduction mode power converter
US20070115699A1 (en) Soft-switching power converter having power saving circuit for light load operations
CN1938931B (en) Soft switch power converter with power-saving member
JP2000032745A (en) Voltage mode feedback burst mode circuit
CA2278250A1 (en) High efficiency power converter
US6151231A (en) Circuit and method for reactive energy recirculation control in a series-resonant converter
JPH0755042B2 (en) High frequency resonant converter
Cochran et al. Frequency synchronization and control for a 6.78 MHz WPT active rectifier
US6169668B1 (en) Zero voltage switching isolated boost converters
US20150311865A1 (en) Flyback Amplifier with Direct Feedback
Sabi et al. Noise mitigation and delay compensation in high frequency dual current programmed mode control
US6411534B1 (en) Control methods for power converter circuit
US10158291B1 (en) DC/DC converter for high voltage applications with input voltage boost, input capacitor discharge and output capacitor compensation modes
AU2004322719B2 (en) Method and apparatus for converting power
Suganya et al. Design and Implementation of Sliding Mode Controlled Closed Loop Three Level ZVS Controlled Resonant Converter
Peterson et al. Dual charge mode control of a current fed boost-buck push pull converter

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20210824

Address after: Singapore City

Patentee after: Maypark Holdings Ltd.

Address before: Colorado, USA

Patentee before: Flex Electronics Co.,Ltd.