CN101510105B - Reference voltage generation circuit and display device - Google Patents
Reference voltage generation circuit and display device Download PDFInfo
- Publication number
- CN101510105B CN101510105B CN 200810009617 CN200810009617A CN101510105B CN 101510105 B CN101510105 B CN 101510105B CN 200810009617 CN200810009617 CN 200810009617 CN 200810009617 A CN200810009617 A CN 200810009617A CN 101510105 B CN101510105 B CN 101510105B
- Authority
- CN
- China
- Prior art keywords
- voltage
- transistor
- generating circuit
- reference voltage
- electrically connected
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Abstract
The invention discloses a reference voltage generating circuit which is used by the coordination with a first voltage generating circuit. The first voltage generating circuit generates a first voltage, and the reference voltage generating circuit comprises a current mirror and a partial pressure unit. The current mirror is electrically connected with the first voltage generating circuit, and generates an input current and an output current according to the first voltage, wherein a fixing ratio exists between the output current and the input current; the partial pressure unit is electrically connected with the current mirror and generates a plurality of reference voltages according to the output current. In addition, the invention also provides a display panel which has the reference voltage generating circuit and a display device.
Description
Technical field
The invention relates to a kind of generating circuit from reference voltage, display panel and display device.
Background technology
Along with the development that shows science and technology, display device and products thereof is used by people widely.
Please refer to shown in Figure 1ly, an existing display device 1 comprises a system voltage source 11, a DC-DC power converter (DC-DC converter) 12, one generating circuit from reference voltage 13, one drive circuit 14 and a pel array 15.
DC-DC power converter 12 is system voltage V1 that system voltage source 11 is exported
C(generally be about 3.3V～5V) and be converted to a booster voltage V1
A(general about 9V～13V), and respectively it is provided to the miscellaneous part of generating circuit from reference voltage 13, driving circuit 14 and display device 1 required power supply with as running the time.
Please be simultaneously with reference to Figure 1 and Figure 2, generating circuit from reference voltage 13 has a plurality of resistor R1
a～R1
k, it is sequentially connected and forms a resistance string 131.Wherein resistance string 131 is according to booster voltage V1
AAnd produce a plurality of reference voltage V1
Ra～V1
RjTo export driving circuit 14 to.Driving circuit 14 receives an image data, and according to the reference voltage corresponding with image data to produce a driving voltage V1
D Drive pel array 15 and show a picture.
Yet, along with the difference of display frame, so that the driving voltage V1 that driving circuit 14 produces
DAlso different, cause DC-DC power converter 12 corresponding loads (loading) to differ and cause booster voltage V1
ABe entrained with easily noise.In addition, DC-DC power converter 12 is with system voltage V1
CBe converted to booster voltage V1
AProcess also make easily booster voltage V1
ABe entrained with noise, and the reference voltage V1 that generating circuit from reference voltage 13 is produced
Ra～V1
RjUnstable, cause display frame problems such as (crosstalk) to occur disturbing, and reduce the display quality of display device 1.
In order to address the above problem, the dealer develops the generating circuit from reference voltage with voltage stabilizing function.
Please refer to shown in Figure 3, what existing generating circuit from reference voltage 13 ' was different from above-mentioned generating circuit from reference voltage 13 (as shown in Figure 2) is, generating circuit from reference voltage 13 ' also comprises a voltage stabilizer 132 ' in parallel (shunt regulator), with an end E1 of resistance string 131
1Be electrically connected, wherein shunt regulator 132 ' is by at least one Zener diode (Zener diode) Z
1And two resistor R
Z1, R
Z2Composition is with an end E1 of steady resistance string 131
1Magnitude of voltage so that the reference voltage V1 that generating circuit from reference voltage 13 ' produces
Ra～V1
RjStable.Wherein, an end E1 of resistance string 131
1Magnitude of voltage can pass through adjusting resistance device R
Z1, R
Z2Resistance value and change.
Yet, because the electric energy that shunt regulator 132 ' consumes is about and booster voltage V1
ASize be directly proportional and booster voltage V1
ASize be to determine according to actual design, and can't change arbitrarily, so cause display device 1 can't effectively reduce the loss of electric energy.
Therefore, how to provide a kind of generating circuit from reference voltage, display panel and display device that can effectively reduce power consumption, just one of important topic of current display industry.
Summary of the invention
Because above-mentioned problem, purpose of the present invention is for providing a kind of generating circuit from reference voltage, display panel and display device that can effectively reduce power consumption.
For achieving the above object, be to cooperate with one first voltage generation circuit according to a kind of generating circuit from reference voltage of the present invention, wherein the first voltage generation circuit produces one first voltage, and generating circuit from reference voltage comprises a current mirror and a partial pressure unit.The first voltage generation circuit produces one first voltage; Current mirror and the first voltage generation circuit are electrically connected, and produce an input current and an output current according to the first voltage, wherein have a fixed ratio between output current and the input current; Partial pressure unit and current mirror are electrically connected, and produce a plurality of reference voltages according to output current.
In addition, for achieving the above object, be to comprise one first voltage generation circuit, second voltage generation circuit, a generating circuit from reference voltage, a pel array and one drive circuit according to a kind of display panel of the present invention.The first voltage generation circuit produces one first voltage; Second voltage produces circuit and produces a second voltage; Generating circuit from reference voltage has a current mirror and a partial pressure unit.Current mirror and the first voltage generation circuit are electrically connected, and foundation the first voltage produces an input current and an output current, wherein has a fixed ratio between output current and the input current, partial pressure unit and current mirror and second voltage produce circuit and are electrically connected, and produce a plurality of reference voltages according to output current and second voltage; Driving circuit foundation one image data and these reference voltages are to drive pel array.
Moreover, for reaching above-mentioned purpose, be to have a display panel according to a kind of display device of the present invention, and display panel comprise one first voltage generation circuit, a second voltage produces circuit, a generating circuit from reference voltage, a pel array and one drive circuit.The first voltage generation circuit produces one first voltage; Second voltage produces circuit and produces a second voltage; Generating circuit from reference voltage has a current mirror and a partial pressure unit.Current mirror and the first voltage generation circuit are electrically connected, and foundation the first voltage produces an input current and an output current, wherein has a fixed ratio between output current and the input current, partial pressure unit system and current mirror and second voltage produce circuit and are electrically connected, and produce a plurality of reference voltages according to output current and second voltage; Driving circuit is to drive pel array according to an image data and these reference voltages.
From the above, because complying with generating circuit from reference voltage of the present invention, display panel and display device, it is to utilize current mirror to provide with input current has a fixed ratio with the foundation input current to output current to partial pressure unit to stablize the voltage of partial pressure unit, have in the generating circuit from reference voltage of shunt regulator with existing, shunt regulator can't reduce power consumption in comparison because of the impact that is subjected to the booster voltage size, generating circuit from reference voltage of the present invention, in display panel and the display device, can design the first voltage of suitable size and fixed ratio with effective reduction current mirror institute loss electric energy, and then make generating circuit from reference voltage of the present invention, the comparatively power saving of display panel and display device.
In addition, because current mirror is cheap than shunt regulator, so it is cheap that the cost of generating circuit from reference voltage of the present invention can have the generating circuit from reference voltage with shunt regulator now, and then can reduce the cost of generating circuit from reference voltage of the present invention, display panel and display device.
Description of drawings
For above-mentioned purpose of the present invention, feature and advantage can be become apparent, below in conjunction with accompanying drawing the specific embodiment of the present invention is elaborated, wherein:
Fig. 1 is a calcspar, and it is to show existing display device;
Fig. 2 is a circuit diagram, and it is the generating circuit from reference voltage that shows Fig. 1;
Fig. 3 is another circuit diagram, and it is to show the generating circuit from reference voltage with shunt regulator;
Fig. 4 is a circuit diagram, and it is the generating circuit from reference voltage that shows the present invention's the first preferred embodiment;
Fig. 5 is another circuit diagram, and it is the generating circuit from reference voltage that shows the present invention's the first preferred embodiment;
Fig. 6 is another circuit diagram, and it is the generating circuit from reference voltage that shows the present invention's the second preferred embodiment;
Fig. 7 is a calcspar, and it is the display panel that shows preferred embodiment of the present invention; And
Fig. 8 is a calcspar, and it is the display device that shows preferred embodiment of the present invention.
The component symbol explanation:
1: display device
11: system voltage source
12: DC-DC power converter
13: generating circuit from reference voltage
13 ': generating circuit from reference voltage
131: resistance string
132 ': shunt regulator
14: driving circuit
15: pel array
21: generating circuit from reference voltage
211,211 ': current mirror
212: partial pressure unit
22: the first voltage generation circuits
23: second voltage produces circuit
31: generating circuit from reference voltage
311: current mirror
312: partial pressure unit
32: the first voltage generation circuits
33: second voltage produces circuit
4: display panel
41: generating circuit from reference voltage
411: current mirror
412: partial pressure unit
42: the first voltage generation circuits
43: second voltage produces circuit
44: driving circuit
45: pel array
5: backlight module
D
21, D
22, D
23: drain electrode
D
31, D
32, D
33, D
34: drain electrode
DA: display device
E1
1, E2
1, E3
1: an end
E2
2: the other end
G
21, G
22, G
23: grid
G
31, G
32, G
33, G
34: grid
I2
I, I2 '
I, I3
I, I4
I: input current
I2
O, I2 '
O, I3
O, I4
O: output current
R1
a～R1
k: resistor
R2
a～R2
k: resistor
R3
a～R3
k: resistor
R
Z1, R
Z2: resistor
V1
C: system voltage
V1
D: driving voltage
V1
A: booster voltage
V2
C, V3
C, V4
C: the first voltage
V2
A, V3
A, V4
A: second voltage
V1
Ra～～V1
Rj: reference voltage
V2
Ra～～V2
Rj: reference voltage
V3
Ra～V3
Rj: reference voltage
V4
Ra～V4
Rj: reference voltage
S
21, S
22, S
23: source electrode
S
31, S
32, S
33, S
34: source electrode
Q
21, Q
31: the first transistor
Q
22, Q
32: transistor seconds
Q
23, Q
33: the 3rd transistor
Q
34: the 4th transistor
Z
1: Zener diode
Embodiment
Hereinafter with reference to correlative type, generating circuit from reference voltage, display panel and display device according to preferred embodiment of the present invention are described.
The generating circuit from reference voltage of the first preferred embodiment
Please refer to shown in Figure 4ly, the generating circuit from reference voltage 21 of the present invention's the first preferred embodiment is as example take an ancient woman's ornament agate (Gamma) generating circuit from reference voltage.Generating circuit from reference voltage 21 produces circuit 23 with one first voltage generation circuit 22 and a second voltage and cooperates.Wherein, the first voltage generation circuit 22 produces one first voltage V2
C, and second voltage produces circuit 23 generations one second voltage V2
AGenerating circuit from reference voltage 21 comprises a current mirror 211 and a partial pressure unit 212.
Partial pressure unit 212 has a plurality of resistor R2
a～R2
k, it is connected mutually.Wherein, resistor R2
a～R2
kNumber can be according to the situation of reality different.One end E2 of partial pressure unit 212
1 Produce circuit 23 with second voltage and be electrically connected, and the other end E2 of partial pressure unit 212
2Be electrically connected with foundation output current I2 with current mirror 211
OAnd second voltage V2
AProduce a plurality of reference voltage V2
Ra～V2
RjWherein, these reference voltages V2
Ra～V2
RjBetween voltage difference and output current I2
OSize relevant, and these reference voltages V2
Ra～V2
RjVoltage quasi position and second voltage V2
ARelevant.
In the present embodiment, current mirror 211 has a first transistor Q
21An and transistor seconds Q
22Wherein, the first transistor Q
21Grid G
21, the first transistor Q
21Drain D
21And transistor seconds Q
22Grid G
22To be electrically connected to the first voltage generation circuit 22, the first transistor Q
21Source S
21And transistor seconds Q
22Source S
22Ground connection, and transistor seconds Q
22Drain D
22Other end E2 with partial pressure unit 212
2Be electrically connected so that output current I2
OThe partial pressure unit of flowing through 212 and transistor seconds Q
22In addition, fixed ratio is and the first transistor Q
21Channel region breadth length ratio and transistor seconds Q
22Channel region breadth length ratio associated.In the present embodiment, the first transistor Q
21And transistor seconds Q
22To be a N-type metal oxide semiconductor transistor (NMOS).
Hold, because current mirror 211 has the first transistor Q
21And transistor seconds Q
22, cheap than shunt regulator 132 ' (as shown in Figure 3), so that the cost of generating circuit from reference voltage 21 can have the generating circuit from reference voltage 13 ' (as shown in Figure 3) with shunt regulator 132 ' now is cheap.
In addition, because generating circuit from reference voltage 21 is to utilize current mirror 211 according to input current I2
IAnd produce and input current I2
IOutput current I2 with fixed ratio
0To partial pressure unit 212 so that each reference voltage V2
Ra～V2
RjBetween voltage difference fix and then the reference voltage V2 that exports of stable partial pressure unit 212
Ra～V2
RjIn addition, the dealer can design the first voltage V2 of suitable size
CAnd fixed ratio, with the electric energy of 211 losses of effective reduction current mirror.In the present embodiment, the first voltage V2
CMagnitude of voltage system less than second voltage V2
AMagnitude of voltage.For instance, the first voltage V2
CMagnitude of voltage less than but be not limited as 2.5 volts, and second voltage V2
AMagnitude of voltage be about but be not subject between 9 volts～13 volts.At this moment, with existing generating circuit from reference voltage 13 ' (as shown in Figure 3) with shunt regulator 132 ' in comparison, the energy consuming ratio of current mirror 211 relative shunt regulators 132 ' is about the first voltage V2
CThe relative booster voltage V1 of magnitude of voltage (below 2.5 volts)
AMagnitude of voltage (9 volts～13 volts).That is to say that generating circuit from reference voltage 21 is than generating circuit from reference voltage 13 ' power saving.
Moreover, the specific the first transistor Q of the selection that the dealer can be suitable
21Channel region breadth length ratio and specific transistor seconds Q
22The channel region breadth length ratio so that input current I2
IAs much as possible less than output current 12
O, more to reduce the electric energy of 211 losses of current mirror.Certainly, the dealer also can be in transistor seconds Q
22Other transistor in parallel is so that input current I2
IReduction is to reduce the electric energy of 211 losses of current mirror.
For instance, please refer to shown in Figure 5ly, current mirror 211 ' also has one the 3rd transistor Q
23, in the present embodiment, the 3rd transistor Q
23It is a N-type metal oxide semiconductor transistor.The 3rd transistor Q
23Grid G
23Be and the first transistor Q
21Grid G
21, the first transistor Q
21Drain D
21And transistor seconds Q
22Grid G
22Be electrically connected the 3rd transistor Q
23Drain D
23Be and transistor seconds Q
22Drain D
22Be electrically connected.Wherein, fixed ratio is and the first transistor Q
21Channel region breadth length ratio, transistor seconds Q
22Channel region breadth length ratio and the 3rd transistor Q
23Channel region breadth length ratio associated.At this moment, the dealer can design the 3rd suitable transistor Q
23The channel region breadth length ratio to change output current I2 '
OWith input current I2 '
IBetween fixed ratio, and then reduce input current I2 '
ITo reduce the electric energy of current mirror 211 ' institute loss.
In addition, it is worth mentioning that at this that the first voltage generation circuit 22 can comprise a voltage source (a for example system voltage source) and a mu balanced circuit.Voltage source produces original first voltage and exports original the first voltage to mu balanced circuit, and then original the first voltage of mu balanced circuit foundation is to export the first voltage V2
C, wherein, original the first voltage and the first voltage V2
CMagnitude of voltage can be identical also can be different.Certainly, the first voltage generation circuit 22 also can only comprise a voltage source (a for example system voltage source).
In like manner, second voltage generation circuit 23 can comprise a voltage source (for example system voltage source) and a DC-DC power converter.Voltage source produces an original second voltage and exports original second voltage to DC-DC power converter, and then DC-DC power converter boosts original second voltage and is second voltage V2
A, certainly, second voltage produces circuit 23 also can only comprise a voltage source.
From the above, owing to be to utilize current mirror to provide with input current has a fixed ratio with the foundation input current to output current to partial pressure unit to stablize the voltage of partial pressure unit according to generating circuit from reference voltage of the present invention, have in the generating circuit from reference voltage of shunt regulator with existing, shunt regulator can't reduce power consumption in comparison because of the impact that is subjected to the booster voltage size, in the generating circuit from reference voltage of the present invention, can design the first voltage of suitable size and fixed ratio with effective reduction current mirror institute loss electric energy, and then make comparatively power saving of generating circuit from reference voltage of the present invention.
In addition, because current mirror is cheap than shunt regulator, so that the cost of generating circuit from reference voltage of the present invention can have the generating circuit from reference voltage with shunt regulator now is cheap.
The generating circuit from reference voltage of the second preferred embodiment
Please refer to shown in Figure 6ly, the generating circuit from reference voltage 31 of the present invention's the second preferred embodiment is to produce circuit 33 with one first voltage generation circuit 32 and a second voltage to cooperate.Wherein the first voltage generation circuit 32 is to produce one first voltage V3
C, and second voltage generation circuit 33 is to produce a second voltage V3
AGenerating circuit from reference voltage 31 is to comprise a current mirror 311 and a partial pressure unit 312.
In the present embodiment, current mirror 311 has a first transistor Q
31, a transistor seconds Q
32, one the 3rd transistor Q
33And one the 4th transistor Q
34Wherein, the first transistor Q
31Grid G
31, the first transistor Q
31Drain D
31And transistor seconds Q
32Grid G
32System is electrically connected to the first voltage generation circuit 32; The first transistor Q
31Source S
31With transistor seconds Q
32Source S
32Ground connection; Transistor seconds Q
32Drain D
32Be and the 3rd transistor Q
33Grid G
33, the 3rd transistor Q
33Drain D
33And the 4th transistor Q
34Grid G
34Be electrically connected; The 3rd transistor Q
33Source S
33And the 4th transistor Q
34Source S
34To be electrically connected to second voltage to produce circuit 33; The 4th transistor Q
34Drain D
34The end E3 with partial pressure unit 312
1Be electrically connected, so that output current I
3OThe partial pressure unit of flowing through 312 and the 4th transistor Q
34Wherein, fixed ratio is and the first transistor Q
31Channel region breadth length ratio, transistor seconds Q
32Channel region breadth length ratio, the 3rd transistor Q
33Channel region breadth length ratio and the 4th transistor Q
34Channel region breadth length ratio associated.In the present embodiment, the first transistor Q
31And transistor seconds Q
32xTo be the N-type metal oxide semiconductor transistor, and the 3rd transistor Q
33And the 4th transistor Q
34To be P-type mos transistor (PMOS).
Hold, because generating circuit from reference voltage 31 is to utilize current mirror 311 with foundation input current I3
IProvide and input current I3
IOutput current I with fixed ratio
3OTo partial pressure unit 312 so that each reference voltage V3
Ra～V3
RjBetween fixing and each the reference voltage V3 of voltage difference
Ra～V3
RjVoltage quasi position, and then the reference voltage V3 that exports of stable partial pressure unit 312
Ra～V3
Rj
The display panel of preferred embodiment
Please refer to shown in Figure 7ly, display panel 4 comprises a generating circuit from reference voltage 41, one first voltage generation circuit 42, a second voltage and produces circuit 43, one drive circuit 44 and a pel array 45.
The first voltage generation circuit 42 produces one first voltage V4
C, and second voltage produces circuit 43 generations one second voltage V4
AGenerating circuit from reference voltage 41 has a current mirror 411 and a partial pressure unit 412.
The generating circuit from reference voltage 41 of present embodiment, the first voltage generation circuit 42 and second voltage produce circuit 43 and produce detailed description in the circuit 33 (Fig. 4 is to shown in Figure 6) in generating circuit from reference voltage 31, the first voltage generation circuit 32 and the second voltage that generating circuit from reference voltage 21, the first voltage generation circuit 22 and the second voltage of the first preferred embodiment produces circuit 23 and the second preferred embodiment, do not give unnecessary details in this appearance.
From the above, output current to partial pressure unit to stablize the voltage of partial pressure unit because utilize current mirror to provide with input current has a fixed ratio with the foundation input current according to display panel of the present invention system, have in the generating circuit from reference voltage of shunt regulator with existing, shunt regulator can't reduce power consumption in comparison because of the impact that is subjected to the booster voltage size, in the display panel of the present invention, can design the first voltage of suitable size and fixed ratio with effective reduction current mirror institute loss electric energy, and then make generating circuit from reference voltage of the present invention, the comparatively power saving of display panel and display device.
In addition, because current mirror is cheap than shunt regulator, so that the cost of generating circuit from reference voltage of the present invention can have the generating circuit from reference voltage with shunt regulator now is cheap, and then can reduce the cost of display panel of the present invention.
The display device of preferred embodiment
Please refer to shown in Figure 8ly, display device DA can be a plasma display device, a field emission display device, a liquid crystal indicator or an organic LED display device etc.In the present embodiment, display device DA is take liquid crystal indicator as example, and comprises a display panel 4 and a backlight module 5.Wherein, display panel 4 describes in detail in the display panel (shown in Figure 7) of preferred embodiment, does not give unnecessary details in this appearance.
In addition, backlight module 5 provides a backlight to display panel 4.
In sum, because complying with generating circuit from reference voltage of the present invention, display panel and display device, it is to utilize current mirror to provide with input current has a fixed ratio with the foundation input current to output current to partial pressure unit to stablize the voltage of partial pressure unit, have in the generating circuit from reference voltage of shunt regulator with existing, shunt regulator can't reduce power consumption in comparison because of the impact that is subjected to the booster voltage size, generating circuit from reference voltage of the present invention, in display panel and the display device, can design the first voltage of suitable size and fixed ratio with effective reduction current mirror institute loss electric energy, and then make generating circuit from reference voltage of the present invention, the comparatively power saving of display panel and display device.
In addition, because current mirror is cheap than shunt regulator, so it is cheap that the cost of generating circuit from reference voltage of the present invention can have the generating circuit from reference voltage with shunt regulator now, and then can reduce the cost of generating circuit from reference voltage of the present invention, display panel and display device.
The above only is illustrative, but not is restricted.Anyly do not break away from spirit of the present invention and category, and to its equivalent modifications of carrying out or change, all should be contained in the appending claims.
Claims (24)
1. generating circuit from reference voltage, it is to produce circuit with one first voltage generation circuit and a second voltage to cooperate, wherein this first voltage generation circuit produces one first voltage, and this second voltage produces circuit and produces a second voltage, and this generating circuit from reference voltage comprises:
One current mirror, itself and this first voltage generation circuit is electrically connected, and produces an input current and an output current according to this first voltage, wherein has a fixed ratio between this output current and this input current; And
One partial pressure unit, itself and this current mirror and this second voltage produce circuit and are electrically connected, and produce a plurality of reference voltages according to this output current and this second voltage.
2. generating circuit from reference voltage as claimed in claim 1 is characterized in that, this partial pressure unit has a plurality of resistors, and it is connected mutually.
3. generating circuit from reference voltage as claimed in claim 1, it is characterized in that, this current mirror has a first transistor and a transistor seconds at least, and the grid of this first transistor and the drain electrode of this first transistor are to be electrically connected with the grid of this transistor seconds.
4. generating circuit from reference voltage as claimed in claim 3, it is characterized in that, the grid of the grid of this first transistor, the drain electrode of this first transistor, this transistor seconds is electrically connected to this first voltage generation circuit, and the drain electrode of this transistor seconds and this partial pressure unit are electrically connected so that this output current is flowed through this partial pressure unit and this transistor seconds.
5. generating circuit from reference voltage as claimed in claim 3 is characterized in that, this fixed ratio is and the channel region breadth length ratio of this first transistor and the channel region breadth length ratio associated of this transistor seconds.
6. generating circuit from reference voltage as claimed in claim 3, it is characterized in that, this current mirror also has one the 3rd transistor, the 3rd transistorized grid is and the grid of this first transistor, the drain electrode of this first transistor and the grid of this transistor seconds are electrically connected, and the 3rd transistorized drain electrode is that the drain electrode with this transistor seconds is electrically connected.
7. generating circuit from reference voltage as claimed in claim 6 is characterized in that, this fixed ratio is and the channel region breadth length ratio of this first transistor, channel region breadth length ratio and the 3rd transistorized channel region breadth length ratio associated of this transistor seconds.
8. generating circuit from reference voltage as claimed in claim 3, it is characterized in that, this current mirror also has one the 3rd transistor and one the 4th transistor, its grid is electrically connected mutually, the 3rd transistorized drain electrode is electrically connected with the drain electrode of this transistor seconds and the 3rd transistorized grid respectively, the 3rd transistorized source electrode and the 4th transistorized source electrode are electrically connected to this second voltage and produce circuit, and the 4th transistorized drain electrode and this partial pressure unit are electrically connected so that this output current is flowed through this partial pressure unit and the 4th transistor.
9. generating circuit from reference voltage as claimed in claim 8, it is characterized in that this fixed ratio is and the channel region breadth length ratio of this first transistor, channel region breadth length ratio, the 3rd transistorized channel region breadth length ratio and the 4th transistorized channel region breadth length ratio associated of this transistor seconds.
10. generating circuit from reference voltage as claimed in claim 1 is characterized in that, the magnitude of voltage of this first voltage is less than the magnitude of voltage of this second voltage.
11. generating circuit from reference voltage as claimed in claim 1 is characterized in that, the magnitude of voltage of this first voltage is in fact less than 2.5 volts.
12. generating circuit from reference voltage as claimed in claim 1 is characterized in that, this generating circuit from reference voltage is to be an an ancient woman's ornament agate generating circuit from reference voltage.
13. a display device, it has a display panel, and this display panel comprises:
One first voltage generation circuit, it produces one first voltage;
One second voltage produces circuit, and it produces a second voltage;
One generating circuit from reference voltage, it has:
One current mirror, itself and this first voltage generation circuit is electrically connected, and produces according to this first voltage
Give birth to an input current and an output current, wherein have one between this output current and this input current admittedly
Decide ratio, and
One partial pressure unit, itself and this current mirror and this second voltage produce circuit and are electrically connected, and foundation
This output current and this second voltage produce a plurality of reference voltages;
One pel array; And
One drive circuit, its foundation one image data and described reference voltage are to drive this pel array.
14. display device as claimed in claim 13 is characterized in that, this partial pressure unit has a plurality of resistors, and it is connected mutually.
15. display device as claimed in claim 13 is characterized in that, this current mirror has a first transistor and a transistor seconds at least, and the grid of the grid of this first transistor and the drain electrode of this first transistor and this transistor seconds is electrically connected.
16. display device as claimed in claim 15, it is characterized in that, the grid of the grid of this first transistor, the drain electrode of this first transistor, this transistor seconds is to be electrically connected to this first voltage generation circuit, and the drain electrode of this transistor seconds is to be electrically connected so that this output current is flowed through this partial pressure unit and this transistor seconds with this partial pressure unit.
17. display device as claimed in claim 15 is characterized in that, this fixed ratio is and the channel region breadth length ratio of this first transistor and the channel region breadth length ratio associated of this transistor seconds.
18. display device as claimed in claim 15, it is characterized in that, this current mirror also has one the 3rd transistor, the grid of the grid of the 3rd transistorized grid and this first transistor, the drain electrode of this first transistor and this transistor seconds is electrically connected, and the drain electrode of the 3rd transistorized drain electrode and this transistor seconds is electrically connected.
19. display device as claimed in claim 18 is characterized in that, this fixed ratio is and the channel region breadth length ratio of this first transistor, channel region breadth length ratio and the 3rd transistorized channel region breadth length ratio associated of this transistor seconds.
20. display device as claimed in claim 15, it is characterized in that, this current mirror also has one the 3rd transistor and one the 4th transistor, its grid is electrically connected mutually, the 3rd transistorized drain electrode is electrically connected with the drain electrode of this transistor seconds and the 3rd transistorized grid respectively, the 3rd transistorized source electrode and the 4th transistorized source electrode are electrically connected to this second voltage and produce circuit, and the 4th transistorized drain electrode and this partial pressure unit are electrically connected so that this output current is flowed through this partial pressure unit and the 4th transistor.
21. display device as claimed in claim 20, it is characterized in that this fixed ratio is and the channel region breadth length ratio of this first transistor, channel region breadth length ratio, the 3rd transistorized channel region breadth length ratio and the 4th transistorized channel region breadth length ratio associated of this transistor seconds.
22. display device as claimed in claim 13 is characterized in that, the magnitude of voltage of this first voltage is less than the magnitude of voltage of this second voltage.
23. display device as claimed in claim 13 is characterized in that, the magnitude of voltage of this first voltage is in fact less than 25 volts.
24. display device as claimed in claim 13 is characterized in that, this generating circuit from reference voltage is to be an an ancient woman's ornament agate generating circuit from reference voltage.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200810009617 CN101510105B (en) | 2008-02-13 | 2008-02-13 | Reference voltage generation circuit and display device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200810009617 CN101510105B (en) | 2008-02-13 | 2008-02-13 | Reference voltage generation circuit and display device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101510105A CN101510105A (en) | 2009-08-19 |
| CN101510105B true CN101510105B (en) | 2013-04-17 |
Family
ID=41002520
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 200810009617 Expired - Fee Related CN101510105B (en) | 2008-02-13 | 2008-02-13 | Reference voltage generation circuit and display device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101510105B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107665670B (en) * | 2017-10-10 | 2019-10-18 | 深圳市华星光电半导体显示技术有限公司 | OLED display |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB2264573A (en) * | 1992-02-05 | 1993-09-01 | Nec Corp | Reference voltage generating circuit |
| US7042380B2 (en) * | 2004-06-02 | 2006-05-09 | Catalyst Semiconductor, Inc. | Digital potentiometer with resistor binary weighting decoding |
| CN1928633A (en) * | 2005-09-07 | 2007-03-14 | 统宝光电股份有限公司 | Systems and methods for generating reference voltages |
-
2008
- 2008-02-13 CN CN 200810009617 patent/CN101510105B/en not_active Expired - Fee Related
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB2264573A (en) * | 1992-02-05 | 1993-09-01 | Nec Corp | Reference voltage generating circuit |
| US7042380B2 (en) * | 2004-06-02 | 2006-05-09 | Catalyst Semiconductor, Inc. | Digital potentiometer with resistor binary weighting decoding |
| CN1928633A (en) * | 2005-09-07 | 2007-03-14 | 统宝光电股份有限公司 | Systems and methods for generating reference voltages |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101510105A (en) | 2009-08-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10354608B2 (en) | Driving circuit of display panel and driving module thereof, and display device and method for manufacturing the same | |
| US10121434B2 (en) | Stage circuit and scan driver using the same | |
| US8564629B2 (en) | Liquid crystal display device and driving method thereof | |
| US20090315610A1 (en) | Integrated Circuit Devices Having Level Shifting Circuits Therein | |
| US9983454B2 (en) | Driving apparatus, display driver and electronic apparatus | |
| CN1316742C (en) | Level shift circuit, display, and mobile terminal | |
| CN104038206A (en) | Output buffer circuit and source driving circuit including the same | |
| TW200701151A (en) | Semiconductor integrated circuit for liquid crystal display driving | |
| CN101557669A (en) | High precision controllable current source | |
| CN1330971C (en) | Ageing testing system | |
| US10054973B2 (en) | Method for smoothing a current consumed by an integrated circuit and corresponding device | |
| CN102760409A (en) | Shift register circuit, display and shift register | |
| JP2007288787A (en) | Digital-to-analog converter and driving method of display device | |
| CN102608818A (en) | Liquid crystal display panel and display drive method | |
| CN100433514C (en) | Power supply circuit including stably operating voltage regulators | |
| KR20070007591A (en) | Voltage generator for flat panel display apparatus | |
| CN102446480B (en) | Voltage conversion circuit | |
| CN101510105B (en) | Reference voltage generation circuit and display device | |
| CN114550654A (en) | Display device | |
| CN110491344B (en) | Driving chip for driving display panel and display product | |
| US20130038638A1 (en) | Control circuit and lcd module and lcd using the same | |
| CN102568419B (en) | Driving circuit | |
| KR101938700B1 (en) | Semiconductor intergrated circuit and method of supplying power to the same | |
| CN110767195B (en) | Display device and driving method thereof | |
| US20160171952A1 (en) | High resolution display and driver chip therein |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20130417 Termination date: 20180213 |