CN103300844A - Twelve-lead electrocardiosignal synchronous acquisition module - Google Patents

Twelve-lead electrocardiosignal synchronous acquisition module Download PDF

Info

Publication number
CN103300844A
CN103300844A CN201310203774XA CN201310203774A CN103300844A CN 103300844 A CN103300844 A CN 103300844A CN 201310203774X A CN201310203774X A CN 201310203774XA CN 201310203774 A CN201310203774 A CN 201310203774A CN 103300844 A CN103300844 A CN 103300844A
Authority
CN
China
Prior art keywords
resistance
data amplifier
pins
amplifier
electronic switch
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201310203774XA
Other languages
Chinese (zh)
Other versions
CN103300844B (en
Inventor
高泽利
吴杰
刘苓
杨皖君
周建莉
王树云
邬志韧
蒋薇
韩华
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kunming Medical University
Original Assignee
Kunming Medical University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kunming Medical University filed Critical Kunming Medical University
Priority to CN201310203774.XA priority Critical patent/CN103300844B/en
Publication of CN103300844A publication Critical patent/CN103300844A/en
Application granted granted Critical
Publication of CN103300844B publication Critical patent/CN103300844B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Abstract

A twelve-lead electrocardiosignal synchronous acquisition module belongs to the technical field of medical devices and solves the problems that the existing twelve-lead electrocardiogram adopts wired measurement, so the detection is inconvenient and the measuring equipment is high in cost. The twelve-lead electrocardiosignal synchronous acquisition module comprises a body surface electrode, an electrocardiosignal input circuit, a differential amplification circuit, a filter circuit, a lead selection circuit, a signal amplification circuit, a analog-digital conversion circuit, a single chip computer and a level switching circuit all connected in sequence. When in use, the twelve-lead electrocardiosignal synchronous acquisition module disclosed by the invention is connected with an embedded WIFI module, and then connected with a computer in a wireless manner, so a low-cost domestic twelve-lead electrocardiogram wireless measuring system is established, domestic wireless measurement of the electrocardiogram is realized, the electrocardiogram detection is convenient, and the detecting equipment is low in cost.

Description

A kind of 12 lead electrocardiosignal synchronous acquisition module
Technical field
The invention belongs to the armarium technical field, particularly a kind of electrocardiogram signal acquisition device.
Background technology
It is important cardiac function and heart disease indagation means that twelve-lead electrocardiogram detects.Existing twelve-lead electrocardiogram adopts wired measuring, therefore causes and detects the higher of inconvenience and measurement device price, so that the measurement of twelve-lead electrocardiogram often can only be finished in hospital.
Summary of the invention
Adopt wired measuring for solving existing twelve-lead electrocardiogram, detect inconvenience and the high problem of measurement device cost, the invention provides a kind of 12 lead electrocardiosignal synchronous acquisition module, its technical scheme is as follows:
A kind of 12 lead electrocardiosignal synchronous acquisition module:
Comprise successively the external electrode, electrocardiosignal input circuit, differential amplifier circuit, the filter circuit that connect, lead and select circuit, signal amplification circuit, analog to digital conversion circuit, one-chip computer and level shifting circuit.
Preferred version as the inventive method:
Described external electrode comprises right crus of diaphragm RF electrode, left foot LF electrode, left hand L electrode, right hand R electrode, and electrode V1, electrode V2, electrode V3, electrode V4, electrode V5 and electrode V6, wherein right crus of diaphragm electrode RF earth terminal;
Described electrocardiosignal input circuit comprises four-operational amplifier LM324, and resistance is resistance R 101, resistance R 102, resistance R 103, resistance R 104, resistance R 105, resistance R 106, resistance R 107, resistance R 108 and the resistance R 109 of 10K ohm, and the Wilson's network;
Wherein the Wilson's network comprises by resistance and is the Y-connection that resistance R 116, resistance R 117 and the resistance R 118 of 30K ohm consist of, the inner women's head-ornaments of the inner termination of the inner termination of resistance R 116, resistance R 117 and resistance R 118 link together, and consist of Wilson's network center point; Successively series resistor R110 and resistance R 111 between the external end head of the external end head of resistance R 116 and resistance R 117, successively series resistor R115 and resistance R 114 between the external end head of the external end head of resistance R 116 and resistance R 118, successively series resistor R112 and resistance R 113 between the external end head of the external end head of resistance R 117 and resistance R 118; Resistance R 110, resistance R 111, resistance R 112, resistance R 113, resistance R 114 are connected with resistance R and are consisted of triangle and connect; The resistance of resistance R 110, resistance R 111, resistance R 112, resistance R 113, resistance R 114 and resistance R 115 is 20K ohm;
Wherein four-operational amplifier LM324 comprises the first operational amplifier, the 3rd operational amplifier and four-operational amplifier; The VCC termination of four-operational amplifier LM324+5V power supply, the VEE termination of four-operational amplifier LM324-5V power supply; Left foot LF electrode is connected with the in-phase input end of four-operational amplifier, and the inverting input of four-operational amplifier is connected with the outfan of four-operational amplifier, forms left foot LF voltage follower; Left hand L electrode is connected with the in-phase input end of the 3rd operational amplifier, and the inverting input of the 3rd operational amplifier is connected with the outfan of the 3rd operational amplifier, forms left hand L voltage follower; Right hand R electrode is connected with the in-phase input end of the first operational amplifier, and the inverting input of the first operational amplifier is connected with the outfan of the first operational amplifier, forms right hand R voltage follower; Right hand R voltage follower is connected with the external end head of resistance R 118, and left foot LF voltage follower is connected with the external end head of resistance R 116, and left hand L voltage follower is connected with the external end head of resistance R 117;
Described differential amplifier circuit comprises 12 data amplifier AD620, is respectively U201, U202, U203, U204, U205, U206, U207, U208, U209, U210, U211 and U212; 5 pins of 5 pins of 5 pins of 5 pins of 5 pins of data amplifier U201,5 pins of data amplifier U202, data amplifier U203,5 pins of data amplifier U204, data amplifier U205,5 pins of data amplifier U206, data amplifier U207,5 pins of data amplifier U208, data amplifier U209,5 pins of data amplifier U210,5 pins of data amplifier U211 and the equal earth terminal of 5 pins of data amplifier U212;
Wherein electrode V1 is connected to the in-phase input end of data amplifier U206 after resistance R 106, electrode V2 is connected to the in-phase input end of data amplifier U205 after resistance R 105, electrode V3 is connected to the in-phase input end of data amplifier U204 after resistance R 104, electrode V4 is connected to the in-phase input end of data amplifier U203 after resistance R 103, electrode V5 is connected to the in-phase input end of data amplifier U202 after resistance R 102, electrode V6 is connected to the in-phase input end of data amplifier U201 after resistance R 101; The inverting input of the inverting input of the inverting input of the inverting input of the inverting input of the inverting input of data amplifier U201, data amplifier U202, data amplifier U203, data amplifier U204, data amplifier U205 and data amplifier U206 all is connected to Wilson's network center point;
Wherein the in-phase input end of data amplifier U207 connects left foot LF voltage follower after resistance R 107, and the inverting input of data amplifier U207 connects left hand L voltage follower after resistance R 108; The in-phase input end of data amplifier U208 connects right hand R voltage follower after resistance R 109, the inverting input of data amplifier U208 is connected with Wilson's zero-potential point between resistance R 110 and the resistance R 111; The in-phase input end of data amplifier U209 connects left foot LF voltage follower after resistance R 107, the inverting input of data amplifier U209 connects right hand R voltage follower after resistance R 109; The in-phase input end of data amplifier U210 connects left foot LF voltage follower after resistance R 107, the inverting input of data amplifier U210 is connected with Wilson's zero-potential point between resistance R 112 and the resistance R 113; The in-phase input end of data amplifier U211 connects left hand L voltage follower after resistance R 108, the inverting input of data amplifier U211 connects right hand R voltage follower after resistance R 109; The in-phase input end of data amplifier U212 connects left hand L voltage follower after resistance R 108, the inverting input of data amplifier U212 is connected with Wilson's zero-potential point between resistance R 114 and the resistance R 115;
Described filter circuit comprises 12 band filters, each band filter comprises the single order RC high pass filter that a cut-off frequency that is connected with the outfan of data amplifier is 0.16Hz, and the outfan of single order RC high pass filter is connected with the single order RC low pass filter that a cut-off frequency is 106Hz;
Described leading selects circuit to comprise simulant electronic switch U301, simulant electronic switch U302, and the phase inverter that is made of audion T301, resistance R 301 and resistance R 302; Simulant electronic switch U301 and simulant electronic switch U302 are multidiameter option switch KCF4051BE; Audion T301 is audion C1815; The vdd terminal of simulant electronic switch U301 connects+the 5V power supply; The vdd terminal of simulant electronic switch U302 connects+the 5V power supply; The VSS end earth terminal of simulant electronic switch U301; The VEE termination of simulant electronic switch U301-5V power supply; The VSS end earth terminal of simulant electronic switch U302; The VEE termination of simulant electronic switch U302-5V power supply; Wherein the resistance of resistance R 301 is 22K ohm, and the resistance of resistance R 302 is 1M ohm, and the inner termination of resistance R 301 is connected with the colelctor electrode of audion T301, and the external end head of resistance R 301 connects+the 5V power supply; The inner termination of resistance R 302 is connected with the base stage of audion T301; The sheet choosing end INH of the colelctor electrode connecting analog electrical switch U301 of audion T301, the grounded emitter end of audion T301;
Wherein the outfan of data amplifier U201 via a described band filter after, output signal V6 is connected to the X3 end of simulant electronic switch U301; The outfan of data amplifier U202 via a described band filter after, output signal V5 is connected to the X2 end of simulant electronic switch U301; The outfan of data amplifier U203 via a described band filter after, output signal V4 is connected to the X1 end of simulant electronic switch U301; The outfan of data amplifier U204 via a described band filter after, output signal V3 is connected to the X0 end of simulant electronic switch U301; The outfan of data amplifier U205 via a described band filter after, output signal V2 is connected to the X7 end of simulant electronic switch U302; The outfan of data amplifier U206 via a described band filter after, output signal V1 is connected to the X6 end of simulant electronic switch U302; The outfan of data amplifier U207 via a described band filter after, output signal III is connected to the X2 end of simulant electronic switch U302; The outfan of data amplifier U208 via a described band filter after, output signal aVR is connected to the X3 end of simulant electronic switch U302; The outfan of data amplifier U209 via a described band filter after, output signal II is connected to the X1 end of simulant electronic switch U302; The outfan of data amplifier U210 via a described band filter after, output signal aVF is connected to the X5 end of simulant electronic switch U302; The outfan of data amplifier U211 via a described band filter after, output signal I is connected to the X0 end of simulant electronic switch U302; The outfan of data amplifier U212 via a described band filter after, output signal aVL is connected to the X4 end of simulant electronic switch U302;
Wherein the A of the A of simulant electronic switch U301 end, simulant electronic switch U302 holds all P1.0 ends of the unit's of being connected to sheet machine AT89C2051; The B end of described simulant electronic switch U301, the B end of simulant electronic switch U302 be the P1.1 end of the unit's of being connected to sheet machine AT89C2051 all; The C end of described simulant electronic switch U301, the C end of simulant electronic switch U302 be the P1.2 end of the unit's of being connected to sheet machine AT89C2051 all; The P1.3 end of sheet choosing end INH, the sheet machine AT89C2051 of unit of the external end head connecting analog electrical switch U302 of resistance R 302;
Described signal amplification circuit comprises data amplifier U303, and data amplifier U303 is data amplifier AD620; Connecting resistance between 1 pin of data amplifier U303 and 8 pins is the potentiometer R303 of 1K ohm; Outfan X, the outfan X of simulant electronic switch U302 of the in-phase input end connecting analog electrical switch U301 of data amplifier U303, the reverse inter-input-ing ending grounding end of data amplifier U303, the outfan of data amplifier U303 are received the input AIN0 of A/D converter TLC2543; 7 pins of data amplifier U303 connect+the 5V power supply, and 4 pins of data amplifier U303 connect-the 5V power supply; 5 pins of data amplifier U303 connect the positive pole of diode D301, the negative pole of diode D301 connects the positive pole of diode D302, the negative pole of diode D302 connects the positive pole of diode D303, and the negative pole of diode D303 connects the positive pole of diode D304, the minus earth end of diode D304; 5 pins of data amplifier U303 connect the resistance R 304 that resistance is 22K ohm, another termination of resistance R 304+5V power supply; The negative pole of the output terminating diode D305 of data amplifier U303, the plus earth end of diode D305;
Analog-digital conversion circuit as described comprises serial a/d transducer TLC2543, and the AIN1 end of A/D converter TLC2543, AIN2 end, AIN3 end, AIN4 end, AIN5 end, AIN6 end, AIN7 end, AIN8 end, AIN9 end, AIN10 end, negative reference voltage end REF-and GND hold equal earth terminal; The vdd terminal of A/D converter TLC2543 connects+the 5V power supply; The synchronised clock end SCLK of A/D converter TLC2543 is connected to the P1.4 end of the described sheet machine AT89C2051 of unit, the serial data input DIN of A/D converter TLC2543 is connected to the P1.5 end of the described sheet machine AT89C2051 of unit, the serial data outfan DOUT of A/D converter TLC2543 is connected to the P1.6 end of the described sheet machine AT89C2051 of unit, and the sheet choosing end CS of A/D converter TLC2543 is connected to the P1.7 of the described sheet machine AT89C2051 of unit; Resistance is one termination+5V power supply of the resistance R 401 of 1K ohm, the reference voltage end REF+ of another termination A/D converter TLC2543 of resistance R 401; Being connected in series successively swept resistance R402 and the resistance that resistance is 5K ohm between the reference voltage end REF+ of A/D converter TLC2543 and the ground end is the resistance R 403 of 4.7K ohm, 3 pins of stabilivolt TL431 connect reference voltage end REF+, 1 pin of stabilivolt TL431 is connected between swept resistance R402 and the resistance R 403, the 2 pin earth terminals of stabilivolt TL431;
Described one-chip computer comprises the described sheet machine AT89C2051 of unit, be provided with reset circuit on the sheet machine AT89C2051 of unit, described reset circuit comprises the VCC end of the sheet machine AT89C2051 of the unit of being connected to and the capacitor C 401 between the RST end, the end of reset key K401 connects the VCC end of the sheet machine AT89C2051 of unit, the other end contact resistance R404 of reset key K401, the other end of resistance R 404 connects the RST end of the sheet machine AT89C2051 of unit, one end of resistance R 405 connects the RST end of the sheet machine AT89C2051 of unit, the other end earth terminal of resistance R 405; Be provided with oscillating circuit on the sheet machine AT89C2051 of unit, described oscillating circuit comprises the XTL2 end of the sheet machine AT89C2051 of the unit of being connected to and the crystal oscillator X401 between the XTL1 end, the frequency of crystal oscillator X401 is 11.0592MHz, also be serially connected with successively capacitor C 402 and capacitor C 403, earth terminal between capacitor C 402, the capacitor C 403 between XTL2 end and the XTL1 end; The P1.1 end of the sheet machine AT89C2051 of unit connects pull-up resistor R406, another termination of pull-up resistor R406+5V power supply; The P1.0 end of the sheet machine AT89C2051 of unit connects pull-up resistor R407, another termination of pull-up resistor R407+5V power supply; The GND end earth terminal of the sheet machine AT89C2051 of unit;
Described level shifting circuit comprises level shifting circuit and RS232C interface, and level shifting circuit comprises electrical level transferring chip MAX232, and the appearance value is capacitor C 404, capacitor C 405, capacitor C 406 and the capacitor C 407 of 1 microfarad; One termination of capacitor C 404+5V power supply, 2 pins of another termination electrical level transferring chip MAX232 of capacitor C 404; Connect capacitor C 405 between 1 pin of electrical level transferring chip MAX232 and 3 pins; Connect capacitor C 406 between 4 pins of electrical level transferring chip MAX232 and 5 pins; Connect capacitor C 407 between 6 pins of electrical level transferring chip MAX232 and 8 pins; 8 pins of electrical level transferring chip MAX232,10 pin earth terminals; 11 pins of electrical level transferring chip MAX232 connect the TXD end of the described sheet machine AT89C2051 of unit, and 14 pins of electrical level transferring chip MAX232 connect the RXD end of described RS232C interface; The TXD end of described RS232C interface connects 13 pins of electrical level transferring chip MAX232, and 12 pins of electrical level transferring chip MAX232 connect the RXD end of the described sheet machine AT89C2051 of unit; 16 pins of electrical level transferring chip MAX232 connect+the 5V power supply; The GND end earth terminal of described RS232C interface.
During use, acquisition module of the present invention and serial ports are turned the WIFI module be connected, serial ports turns the WIFI module and is connected with computer wireless, can set up low-cost domestic twelve-lead electrocardiogram wireless measuring system, realizes Electrocardiographic family wireless measurement.
The invention solves the problem of the outside transmission of detection, electrocardiosignal digitized and electrocardiosignal of electrocardiosignal, a kind of cheaply 12 lead ECG signal sampling module is provided, realized the function that 12 lead electrocardiosignal synchronous detecting, analog signal digital and digital signal outwards transmit by serial ports, make twelve-lead electrocardiogram easy to detect, and the checkout equipment cost is low.
System work process of the present invention is as follows:
1. be in the wait command state when module powers on;
2. when module receives order from serial ports, continue to wait for or the work of execution 12 lead ECG signal sampling according to the order decision: when ordering as " #00H ", continue wait, when order is " #01H~#0FFH ", carry out respectively the 12 lead ecg signal data collection of different pieces of information amount;
3. collecting flowchart: gather 1 byte-〉 transmission 1 byte-〉 collection 1 byte-〉 transmission 1 byte
4. the data that gather at every turn and send by serial ports are the one-dimension array of respectively leading and being arranged in order as the cycle take " V6, I, II, III, aVR, aVL, aVF, V1, V2, V3, V4, V5 ";
5. gathering and send the used time of each byte by serial ports is 260.0 μ s(measured values).
The concrete technique effect of the present invention is as follows:
1. utilize universal operational amplifier to form the buffer stage that voltage follower leads as left foot LF, left hand L, right hand R, greatly reduce three output resistances that lead, can drive well the Wilson's network, improve the accuracy that the unipolar chest lead electrocardiosignal is measured.
2. utilize universal data amplifier AD620 that each lead signals is carried out differential amplification, to simplify circuit, reduce cost.
3. each lead signals after utilizing single order RC passive bandpass filters to differential amplification is carried out every straight filtering and anti-aliasing filter, the complexity that guarantees to have reduced under the prerequisite that electrocardiosignal can correctly be sampled circuit (meticulousr filtering is left more economical digital filter for and processed).
4. utilize simulant electronic switch under the control of single-chip microcomputer, successively each lead signals to be carried out gating, satisfying each lead signals measurement synchronicity requirement (adjacent time delay 0.26ms that leads, a maximum delay 3.21ms leads, much smaller than QRS wave group persistent period 60ms, also can show by software adjustment simultaneously the twelve-lead electrocardiogram of Complete Synchronization) prerequisite under simplified circuit design.
5. utilize the universal data amplifier of a slice to amplify choosing lead signals to carry out appropriateness.Amplification is adjusted into+200~+ 500 times between, so both guaranteed certainty of measurement, simplified again circuit design.
6. under the control of one-chip computer AT89C2051, carry out controlled data collection: 1. wait for the order from serial ports; 2. determine whether to carry out data acquisition and how many data of continuous acquisition according to serial port command.
7. continuous data collection: under the control of single-chip microcomputer, choose and lead, carry out the A/D conversion to choosing to lead, and transformation result is sent by the RS232C serial ports; Choose next to lead and it is carried out A/D conversion and serial data transmission; Repeat above process take 12 lead as the cycle, until finish the data acquisition amount of requirement.
Description of drawings
Fig. 1 is the circuit diagram of a kind of 12 lead electrocardiosignal of the present invention synchronous acquisition module;
Fig. 2 is the algorithm design figure of a kind of 12 lead electrocardiosignal synchronous acquisition module among Fig. 1.
The specific embodiment
A kind of 12 lead electrocardiosignal synchronous acquisition module as shown in Figure 1 is made of following circuit:
1. hardware circuit forms
1.1 electrocardiosignal importation
The electrocardiosignal importation is comprised of LM324 and R101~R118.
Electrocardiosignal is from body surface.By left foot LF, left hand L, right hand R and V1, V2, V3, V4, V5, V6 totally nine external electrodes obtain electrocardiosignaies, right crus of diaphragm electrode RF links to each other with the ground end of whole acquisition module.
Six electrode signals of V1~V6 are connected to the differential amplification part via six 10K resistance of R106~R101 respectively.
Left foot LF, left hand L are connected an electrode signal and are connected respectively three operational amplifier in-phase input ends of LM324 with right hand R; The inverting input of each operational amplifier is connected respectively to the outfan of oneself, forms voltage follower; Left foot LF, left hand L and right hand R signal from voltage follower are connected respectively to Wilson's network and differential amplification part; Resistance R 110~R118 forms the Wilson's network provides zero-potential point for unipolar chest lead and unipolar extremity lead; Each zero-potential point of Wilson's network is connected respectively to the differential amplification part.
LM324 employing ± 5V dual power supply.
1.2 differential amplification part
The differential amplification part is comprised of data amplifier U201~U212.
Six electrode signals of V1~V6 are connected to respectively the in-phase input end of data amplifier U206~U201 via six 10K resistance of R106~R101, the inverting input of U206~U201 all is connected to Wilson's network center point; The in-phase input end of U207~U212 connects respectively left foot LF voltage follow signal, right hand R voltage follow signal, left foot LF voltage follow signal, left foot LF voltage follow signal, left hand L voltage follow signal, left hand L voltage follow signal, and the inverting input of U207~U212 connects respectively left hand L voltage follow signal, Wilson's zero-potential point, right hand R voltage follow signal, Wilson's zero-potential point, right hand R voltage follow signal, Wilson's zero-potential point; The outfan of data amplifier U201~U212 is exported respectively the differential amplification signal that V6~V1, III, aVR, II, aVF, I, aVL respectively lead, and amplification is+1; U201~U212 adopts conventional data amplifier AD620, ± 5V dual power supply.
1.3 filtering part
Filtering part is comprised of C201~C224, R201~R224.
C201~C212, R201~R212 form 12 single order RC high pass filters, and cut-off frequency is 0.16Hz; C213~C224, R213~R224 form 12 single order RC low pass filters, and cut-off frequency is 106Hz; 12 band filters of the common composition of high and low pass filter, band connection frequency is 0.16Hz~106Hz.
The selection part 1.4 lead
Lead and select part to be formed by simulant electronic switch U301, U302, audion T301, resistance R 301, R302.
Simulant electronic switch U301, U302 adopt 8 to select 1 multidiameter option switch KCF4051BE, in order to select respectively leading, the sheet choosing of two electronic analog swtichs is realized by the phase inverter that audion C1815 forms, the input resistance of phase inverter adopts the large resistance of 1M, and purpose is to reduce the control electric current of single chip computer AT 89C2051 control end P1.3.
Be connected respectively to input selection end X0~X7 of U302 from lead signals I, II, III, aVR, aVL, aVF, V1, the V2 of wave filter, V3~V6 is connected respectively to input selection end X0~X3 of U301; Multidiameter option switch KCF4051BE(U301, U302) employing ± 5V dual power supply, sheet choosing end INH Low level effective, chip selection signal is from the control end P1.3 of single chip computer AT 89C2051; The A of U301, U302, B, C end be P1.0, P1.1, the P1.2 end of the unit's of receiving sheet machine AT89C2051 respectively, and P1.3 links to each other with the sheet choosing end INH of U302, and links to each other with the sheet choosing end INH of U301 behind the phase inverter that R301, T301, R302 form.
1.5 signal amplifying part is divided
Signal amplifying part is divided by data amplifier U303, potentiometer R303, resistance R 304, diode D301~D305 and is formed.
U303 adopts data amplifier AD620, regulator potentiometer R303 can obtain required amplification (
Figure BDA00003263014700091
Actual adopted value is A u=+500); The in-phase input end of AD620 meets the outfan X of U301 and U302, and reverse inter-input-ing ending grounding end, outfan are received the input AIN0 of A/D converter TLC2543; AD620 employing ± 5V dual power supply; Resistance R 304, diode D301~D304 composition+2.4V clamp circuit, purpose is that to make the electrocardiosignal of output be positive voltage, to satisfy the input requirements of A/D converter TLC2543; Diode D305 is the input protection diode of A/D converter TLC2543, the input terminal voltage of guaranteeing TLC2543-more than the 0.6V.
1.6A/D conversion portion
The A/D conversion portion is comprised of U401, U402, R401~403.
Serial a/d transducer TLC2543(U401 is adopted in the A/D conversion), the electrocardiosignal of respectively leading is all from the input of AIN0 end, AIN1~AIN10 and negative reference voltage end REF-ground connection, stabilivolt TL431(U402) and resistance R 401~403 form mu balanced circuits and provide+the 4.00V normal voltage for reference voltage end REF+; The synchronised clock end SCLK of TLC2543, serial data input DIN, serial data outfan DOUT, sheet choosing end CS link to each other with P1.4, P1.5, P1.6, the P1.7 of single chip computer AT 89C2051 respectively; The running voltage of TLC2543 is+5V.
1.7 one-chip computer part
One-chip computer part is by single chip computer AT 89C2051(U403), crystal oscillator X401, reset key K401, resistance R 404~R407, capacitor C 401~C403 form.
The sheet machine AT89C2051(U403 of high performance-price ratio unit that one-chip computer adopts atmel corp to produce); K401, C401, R404, R405 form reset circuit of SCM; X401, C402, C403 form the single-chip microcomputer oscillating circuit, and the frequency of crystal oscillator X401 is 11.0592MHz, and adopting this frequency crystal oscillator is in order to obtain more accurate serial communication baud rate; Resistance R 406, R407 are respectively the pull-up resistor of single-chip processor i/o mouth P1.1, P1.0.
1.8 level converting section
Level converting section is comprised of electrical level transferring chip U404, capacitor C 404~C407 and RS232C interface (U405).
Electrical level transferring chip adopts MAX232, and it consists of level shifting circuit with capacitor C 404~C407, responsible single-chip microcomputer Transistor-Transistor Logic level and RS232C interface EIA(U.S. Electronic Industries Association) bi-directional conversion between level.
1.9 power pack
Power acquisition usefulness ± 5V dual power supply (the actual 8 joint 1.2V rechargeable battery composition ± 4.8V dual power supplies that adopt) is to module for power supply.
2. Single Chip Microcomputer (SCM) system working method
1.1 leading, electrocardiosignal selects control
The P1 mouth of single chip computer AT 89C2051 uses as common I/O mouth.When P1.3P1.2P1.1P1.0 is output as 0000~0111, choose respectively input X0~X7 of U302, namely choose respectively I, II, III, aVR, aVL, aVF, V1, V2 respectively to lead; When P1.3P1.2P1.1P1.0 is output as 1000~1011, choose respectively input X0~X3 of U301, namely choose respectively V3~V6 respectively to lead; So when P1.3P1.2P1.1P1.0 is output as 0000~1011, choose respectively I, II, III, aVR, aVL, aVF, each lead signals of V1~V6, only have selected lead signals just can enter amplifying circuit and A/D change-over circuit.
1.2A/D conversion and control
Under the control of single chip computer AT 89C2051, at first making P1.4(is SCLK end) be low level, making P1.7(is the CS end again) be low level, this moment by the DOUT end to A/D transformation result of P1.6 output (the actual setting: 8 unsigned numbers, high-order front); Maintenance P1.7 is low level, and making P1.4(is the SCLK end) be high level, this moment, TLC2543 read in an order of the bit word (high-order front) from the DIN end; Maintenance P1.7 is low level, and making P1.4(is the SCLK end) be low level, this moment, TLC2543 was from A/D transformation result of DOUT end output; Like this, be in the low level situation keeping P1.7, by the height variation of P1.4 end level, TLC2543 just reads in command word and output A/D transformation result successively from a high position to the low level, until 8 order of the bit words and 8 A/D transformation results read in and export complete.
1.3 data communication control
Under the control of single chip computer AT 89C2051, whenever read one 8 A/D transformation result, just this transformation result (byte) is sent to the RS232C serial communication interface through MAX232; Single-chip microcomputer receives the command word from RS232C in interrupt service routine, in order to the byte number (byte number of continuous acquisition has determined to gather the time that continues) that determines whether to begin to gather and begin to gather rear continuous acquisition.
1.4 single-chip microcomputer mode of operation
The serial communication baud rate is 57600bps; Sampled data is 8 bits (12 bytes/sample); When the RS232C interface received command word #01H~#0FFH, single-chip microcomputer is continuous acquisition and transmit 1 * 12 * 960~255 * 12 * 960 sampled datas to the RS232C interface respectively in interrupt service routine for single-chip microcomputer; Collecting flowchart: gather 1 byte-〉 transmission 1 byte-〉 collection 1 byte-〉 transmission 1 byte Because being " export upper one lead next command word-Ben that leads of A/D translation data-read in A/D that leads change " three work, the mode of operation of A/D converter TLC2543 carries out synchronously, so the each data that gather and export of single-chip microcomputer are with " V6; I; II; III; aVR; aVL, aVF, V1, V2, V3, V4, V5 " one-dimension array of respectively leading and being arranged in order for the cycle; be array element A0; A12; A24 ... be the signal data that V6 leads; array element A1, A13, A25 ... it is the signal data that I leads, array element A2, A14, A26 ... the signal data that II leads, When single-chip microcomputer received command word #00H, single-chip microcomputer was kept the state of wait command, single-chip microcomputer start or reset after also be in the state of wait command.
1.5 sample rate test
Single byte sampling period estimation: by serial communication baud rate 57600bps as can be known the serial ports single byte delivery time be 139 μ s, serial a/d transducer TLC2543 single byte conversion required time is about 88 μ s, so the single byte sampling period is about 227 μ s; Since in sampling process except above must the time, also have some judgements, put the process need regular hour such as number, so the actual sampling period can be slightly larger than estimated value.
Single byte sampling period test: allow single-chip microcomputer continuous acquisition and transmit 255 * 12 * 960 sampled datas to the RS232C interface by the parameter setting, finish these data acquisition required times with the stopwatch record, gather required time (measured value is 260.0 μ s/Byte) thereby calculate average each byte; When sending command word #02H to single-chip microcomputer, the sampling time is 5.99 seconds (approximately tenth of the point clock).

Claims (2)

1. 12 lead electrocardiosignal synchronous acquisition module is characterized in that:
Comprise successively the external electrode, electrocardiosignal input circuit, differential amplifier circuit, the filter circuit that connect, lead and select circuit, signal amplification circuit, analog to digital conversion circuit, one-chip computer and level shifting circuit.
2. a kind of 12 lead electrocardiosignal synchronous acquisition module according to claim 1 is characterized in that:
Described external electrode comprises right crus of diaphragm RF electrode, left foot LF electrode, left hand L electrode, right hand R electrode, and electrode V1, electrode V2, electrode V3, electrode V4, electrode V5 and electrode V6, wherein right crus of diaphragm electrode RF earth terminal;
Described electrocardiosignal input circuit comprises four-operational amplifier LM324, and resistance is resistance R 101, resistance R 102, resistance R 103, resistance R 104, resistance R 105, resistance R 106, resistance R 107, resistance R 108 and the resistance R 109 of 10K ohm, and the Wilson's network;
Wherein the Wilson's network comprises by resistance and is the Y-connection that resistance R 116, resistance R 117 and the resistance R 118 of 30K ohm consist of, the inner women's head-ornaments of the inner termination of the inner termination of resistance R 116, resistance R 117 and resistance R 118 link together, and consist of Wilson's network center point; Successively series resistor R110 and resistance R 111 between the external end head of the external end head of resistance R 116 and resistance R 117, successively series resistor R115 and resistance R 114 between the external end head of the external end head of resistance R 116 and resistance R 118, successively series resistor R112 and resistance R 113 between the external end head of the external end head of resistance R 117 and resistance R 118; Resistance R 110, resistance R 111, resistance R 112, resistance R 113, resistance R 114 are connected with resistance R and are consisted of triangle and connect; The resistance of resistance R 110, resistance R 111, resistance R 112, resistance R 113, resistance R 114 and resistance R 115 is 20K ohm;
Wherein four-operational amplifier LM324 comprises the first operational amplifier, the 3rd operational amplifier and four-operational amplifier; The VCC termination of four-operational amplifier LM324+5V power supply, the VEE termination of four-operational amplifier LM324-5V power supply; Left foot LF electrode is connected with the in-phase input end of four-operational amplifier, and the inverting input of four-operational amplifier is connected with the outfan of four-operational amplifier, forms left foot LF voltage follower; Left hand L electrode is connected with the in-phase input end of the 3rd operational amplifier, and the inverting input of the 3rd operational amplifier is connected with the outfan of the 3rd operational amplifier, forms left hand L voltage follower; Right hand R electrode is connected with the in-phase input end of the first operational amplifier, and the inverting input of the first operational amplifier is connected with the outfan of the first operational amplifier, forms right hand R voltage follower; Right hand R voltage follower is connected with the external end head of resistance R 118, and left foot LF voltage follower is connected with the external end head of resistance R 116, and left hand L voltage follower is connected with the external end head of resistance R 117;
Described differential amplifier circuit comprises 12 data amplifier AD620, is respectively U201, U202, U203, U204, U205, U206, U207, U208, U209, U210, U211 and U212; 5 pins of 5 pins of 5 pins of 5 pins of 5 pins of data amplifier U201,5 pins of data amplifier U202, data amplifier U203,5 pins of data amplifier U204, data amplifier U205,5 pins of data amplifier U206, data amplifier U207,5 pins of data amplifier U208, data amplifier U209,5 pins of data amplifier U210,5 pins of data amplifier U211 and the equal earth terminal of 5 pins of data amplifier U212;
Wherein electrode V1 is connected to the in-phase input end of data amplifier U206 after resistance R 106, electrode V2 is connected to the in-phase input end of data amplifier U205 after resistance R 105, electrode V3 is connected to the in-phase input end of data amplifier U204 after resistance R 104, electrode V4 is connected to the in-phase input end of data amplifier U203 after resistance R 103, electrode V5 is connected to the in-phase input end of data amplifier U202 after resistance R 102, electrode V6 is connected to the in-phase input end of data amplifier U201 after resistance R 101; The inverting input of the inverting input of the inverting input of the inverting input of the inverting input of the inverting input of data amplifier U201, data amplifier U202, data amplifier U203, data amplifier U204, data amplifier U205 and data amplifier U206 all is connected to Wilson's network center point;
Wherein the in-phase input end of data amplifier U207 connects left foot LF voltage follower after resistance R 107, and the inverting input of data amplifier U207 connects left hand L voltage follower after resistance R 108; The in-phase input end of data amplifier U208 connects right hand R voltage follower after resistance R 109, the inverting input of data amplifier U208 is connected with Wilson's zero-potential point between resistance R 110 and the resistance R 111; The in-phase input end of data amplifier U209 connects left foot LF voltage follower after resistance R 107, the inverting input of data amplifier U209 connects right hand R voltage follower after resistance R 109; The in-phase input end of data amplifier U210 connects left foot LF voltage follower after resistance R 107, the inverting input of data amplifier U210 is connected with Wilson's zero-potential point between resistance R 112 and the resistance R 113; The in-phase input end of data amplifier U211 connects left hand L voltage follower after resistance R 108, the inverting input of data amplifier U211 connects right hand R voltage follower after resistance R 109; The in-phase input end of data amplifier U212 connects left hand L voltage follower after resistance R 108, the inverting input of data amplifier U212 is connected with Wilson's zero-potential point between resistance R 114 and the resistance R 115;
Described filter circuit comprises 12 band filters, each band filter comprises the single order RC high pass filter that a cut-off frequency that is connected with the outfan of data amplifier is 0.16Hz, and the outfan of single order RC high pass filter is connected with the single order RC low pass filter that a cut-off frequency is 106Hz;
Described leading selects circuit to comprise simulant electronic switch U301, simulant electronic switch U302, and the phase inverter that is made of audion T301, resistance R 301 and resistance R 302; Simulant electronic switch U301 and simulant electronic switch U302 are multidiameter option switch KCF4051BE; Audion T301 is audion C1815; The vdd terminal of simulant electronic switch U301 connects+the 5V power supply; The vdd terminal of simulant electronic switch U302 connects+the 5V power supply; The VSS end earth terminal of simulant electronic switch U301; The VEE termination of simulant electronic switch U301-5V power supply; The VSS end earth terminal of simulant electronic switch U302; The VEE termination of simulant electronic switch U302-5V power supply; Wherein the resistance of resistance R 301 is 22K ohm, and the resistance of resistance R 302 is 1M ohm, and the inner termination of resistance R 301 is connected with the colelctor electrode of audion T301, and the external end head of resistance R 301 connects+the 5V power supply; The inner termination of resistance R 302 is connected with the base stage of audion T301; The sheet choosing end INH of the colelctor electrode connecting analog electrical switch U301 of audion T301, the grounded emitter end of audion T301;
Wherein the outfan of data amplifier U201 via a described band filter after, output signal V6 is connected to the X3 end of simulant electronic switch U301; The outfan of data amplifier U202 via a described band filter after, output signal V5 is connected to the X2 end of simulant electronic switch U301; The outfan of data amplifier U203 via a described band filter after, output signal V4 is connected to the X1 end of simulant electronic switch U301; The outfan of data amplifier U204 via a described band filter after, output signal V3 is connected to the X0 end of simulant electronic switch U301; The outfan of data amplifier U205 via a described band filter after, output signal V2 is connected to the X7 end of simulant electronic switch U302; The outfan of data amplifier U206 via a described band filter after, output signal V1 is connected to the X6 end of simulant electronic switch U302; The outfan of data amplifier U207 via a described band filter after, output signal III is connected to the X2 end of simulant electronic switch U302; The outfan of data amplifier U208 via a described band filter after, output signal aVR is connected to the X3 end of simulant electronic switch U302; The outfan of data amplifier U209 via a described band filter after, output signal II is connected to the X1 end of simulant electronic switch U302; The outfan of data amplifier U210 via a described band filter after, output signal aVF is connected to the X5 end of simulant electronic switch U302; The outfan of data amplifier U211 via a described band filter after, output signal I is connected to the X0 end of simulant electronic switch U302; The outfan of data amplifier U212 via a described band filter after, output signal aVL is connected to the X4 end of simulant electronic switch U302;
Wherein the A of the A of simulant electronic switch U301 end, simulant electronic switch U302 holds all P1.0 ends of the unit's of being connected to sheet machine AT89C2051; The B end of described simulant electronic switch U301, the B end of simulant electronic switch U302 be the P1.1 end of the unit's of being connected to sheet machine AT89C2051 all; The C end of described simulant electronic switch U301, the C end of simulant electronic switch U302 be the P1.2 end of the unit's of being connected to sheet machine AT89C2051 all; The P1.3 end of sheet choosing end INH, the sheet machine AT89C2051 of unit of the external end head connecting analog electrical switch U302 of resistance R 302;
Described signal amplification circuit comprises data amplifier U303, and data amplifier U303 is data amplifier AD620; Connecting resistance between 1 pin of data amplifier U303 and 8 pins is the potentiometer R303 of 1K ohm; Outfan X, the outfan X of simulant electronic switch U302 of the in-phase input end connecting analog electrical switch U301 of data amplifier U303, the reverse inter-input-ing ending grounding end of data amplifier U303, the outfan of data amplifier U303 are received the input AIN0 of A/D converter TLC2543; 7 pins of data amplifier U303 connect+the 5V power supply, and 4 pins of data amplifier U303 connect-the 5V power supply; 5 pins of data amplifier U303 connect the positive pole of diode D301, the negative pole of diode D301 connects the positive pole of diode D302, the negative pole of diode D302 connects the positive pole of diode D303, and the negative pole of diode D303 connects the positive pole of diode D304, the minus earth end of diode D304; 5 pins of data amplifier U303 connect the resistance R 304 that resistance is 22K ohm, another termination of resistance R 304+5V power supply; The negative pole of the output terminating diode D305 of data amplifier U303, the plus earth end of diode D305;
Analog-digital conversion circuit as described comprises serial a/d transducer TLC2543, the AIN1 end of A/D converter TLC2543, AIN2 end, AIN3 end, AIN4 end, AIN5 end, AIN6 end, AIN7 end, AIN8 end, AIN9 end, AIN10 end, negative reference voltage end
Figure 201310203774X100001DEST_PATH_IMAGE002
Hold equal earth terminal with GND; The vdd terminal of A/D converter TLC2543 connects+the 5V power supply; The synchronised clock end SCLK of A/D converter TLC2543 is connected to the P1.4 end of the described sheet machine AT89C2051 of unit, the serial data input DIN of A/D converter TLC2543 is connected to the P1.5 end of the described sheet machine AT89C2051 of unit, the serial data outfan DOUT of A/D converter TLC2543 is connected to the P1.6 end of the described sheet machine AT89C2051 of unit, and the sheet choosing end CS of A/D converter TLC2543 is connected to the P1.7 of the described sheet machine AT89C2051 of unit; Resistance is one termination+5V power supply of the resistance R 401 of 1K ohm, the reference voltage end REF+ of another termination A/D converter TLC2543 of resistance R 401; Being connected in series successively swept resistance R402 and the resistance that resistance is 5K ohm between the reference voltage end REF+ of A/D converter TLC2543 and the ground end is the resistance R 403 of 4.7K ohm, 3 pins of stabilivolt TL431 connect reference voltage end REF+, 1 pin of stabilivolt TL431 is connected between swept resistance R402 and the resistance R 403, the 2 pin earth terminals of stabilivolt TL431;
Described one-chip computer comprises the described sheet machine AT89C2051 of unit, be provided with reset circuit on the sheet machine AT89C2051 of unit, described reset circuit comprises the VCC end of the sheet machine AT89C2051 of the unit of being connected to and the capacitor C 401 between the RST end, the end of reset key K401 connects the VCC end of the sheet machine AT89C2051 of unit, the other end contact resistance R404 of reset key K401, the other end of resistance R 404 connects the RST end of the sheet machine AT89C2051 of unit, one end of resistance R 405 connects the RST end of the sheet machine AT89C2051 of unit, the other end earth terminal of resistance R 405; Be provided with oscillating circuit on the sheet machine AT89C2051 of unit, described oscillating circuit comprises the XTL2 end of the sheet machine AT89C2051 of the unit of being connected to and the crystal oscillator X401 between the XTL1 end, the frequency of crystal oscillator X401 is 11.0592MHz, also be serially connected with successively capacitor C 402 and capacitor C 403, earth terminal between capacitor C 402, the capacitor C 403 between XTL2 end and the XTL1 end; The P1.1 end of the sheet machine AT89C2051 of unit connects pull-up resistor R406, another termination of pull-up resistor R406+5V power supply; The P1.0 end of the sheet machine AT89C2051 of unit connects pull-up resistor R407, another termination of pull-up resistor R407+5V power supply; The GND end earth terminal of the sheet machine AT89C2051 of unit;
Described level shifting circuit comprises level shifting circuit and RS232C interface, and level shifting circuit comprises electrical level transferring chip MAX232, and the appearance value is capacitor C 404, capacitor C 405, capacitor C 406 and the capacitor C 407 of 1 microfarad; One termination of capacitor C 404+5V power supply, 2 pins of another termination electrical level transferring chip MAX232 of capacitor C 404; Connect capacitor C 405 between 1 pin of electrical level transferring chip MAX232 and 3 pins; Connect capacitor C 406 between 4 pins of electrical level transferring chip MAX232 and 5 pins; Connect capacitor C 407 between 6 pins of electrical level transferring chip MAX232 and 8 pins; 8 pins of electrical level transferring chip MAX232,10 pin earth terminals; 11 pins of electrical level transferring chip MAX232 connect the TXD end of the described sheet machine AT89C2051 of unit, and 14 pins of electrical level transferring chip MAX232 connect the RXD end of described RS232C interface; The TXD end of described RS232C interface connects 13 pins of electrical level transferring chip MAX232, and 12 pins of electrical level transferring chip MAX232 connect the RXD end of the described sheet machine AT89C2051 of unit; 16 pins of electrical level transferring chip MAX232 connect+the 5V power supply; The GND end earth terminal of described RS232C interface.
CN201310203774.XA 2013-05-28 2013-05-28 Twelve-lead electrocardiosignal synchronous acquisition module Expired - Fee Related CN103300844B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201310203774.XA CN103300844B (en) 2013-05-28 2013-05-28 Twelve-lead electrocardiosignal synchronous acquisition module

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201310203774.XA CN103300844B (en) 2013-05-28 2013-05-28 Twelve-lead electrocardiosignal synchronous acquisition module

Publications (2)

Publication Number Publication Date
CN103300844A true CN103300844A (en) 2013-09-18
CN103300844B CN103300844B (en) 2014-12-10

Family

ID=49126881

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201310203774.XA Expired - Fee Related CN103300844B (en) 2013-05-28 2013-05-28 Twelve-lead electrocardiosignal synchronous acquisition module

Country Status (1)

Country Link
CN (1) CN103300844B (en)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104644156A (en) * 2015-02-11 2015-05-27 清华大学深圳研究生院 Multi-channel intracardiac electrical signal acquisition system based on FPGA (Field Programmable Gate Array) and high speed serial interfaces
CN106725427A (en) * 2016-12-16 2017-05-31 东莞广州中医药大学中医药数理工程研究院 Lead electrocardioelectrode attachment means more
CN107296599A (en) * 2017-05-16 2017-10-27 武汉思创电子有限公司 A kind of multi leads ECG signal condition and data acquisition circuit
CN107692982A (en) * 2017-09-29 2018-02-16 吉林大学 A kind of intelligent wireless diagnosis by feeling the pulse instrument system based on Bluetooth4.0
CN107822625A (en) * 2017-11-16 2018-03-23 珠海市宏邦医疗科技有限公司 The signal acquisition method and circuit that are suitable for cardiac diagnosis lead number based on electrocardiograph
CN110327038A (en) * 2019-05-08 2019-10-15 京东方科技集团股份有限公司 Electrocardiogram acquisition circuit, equipment, method and system
CN110851391A (en) * 2019-10-31 2020-02-28 中国航发南方工业有限公司 Data storage device

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5168874A (en) * 1989-02-15 1992-12-08 Jacob Segalowitz Wireless electrode structure for use in patient monitoring system
CN2436099Y (en) * 2000-07-25 2001-06-27 安刚 Cardioelectric detecting, monitoring remote transmitter
CN101453945A (en) * 2006-06-30 2009-06-10 英特尔公司 Method and apparatus for amplifying multiple signals using a single multiplexed amplifier channel with software controlled AC response

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5168874A (en) * 1989-02-15 1992-12-08 Jacob Segalowitz Wireless electrode structure for use in patient monitoring system
CN2436099Y (en) * 2000-07-25 2001-06-27 安刚 Cardioelectric detecting, monitoring remote transmitter
CN101453945A (en) * 2006-06-30 2009-06-10 英特尔公司 Method and apparatus for amplifying multiple signals using a single multiplexed amplifier channel with software controlled AC response

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
高泽利等: "六通道数据采集及处理系统的研制", 《微计算机信息》 *
高泽利等: "基于LabVIEW的人体生理信号检测及处理系统设计", 《微计算机信息》 *

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104644156A (en) * 2015-02-11 2015-05-27 清华大学深圳研究生院 Multi-channel intracardiac electrical signal acquisition system based on FPGA (Field Programmable Gate Array) and high speed serial interfaces
CN106725427A (en) * 2016-12-16 2017-05-31 东莞广州中医药大学中医药数理工程研究院 Lead electrocardioelectrode attachment means more
CN107296599A (en) * 2017-05-16 2017-10-27 武汉思创电子有限公司 A kind of multi leads ECG signal condition and data acquisition circuit
CN107296599B (en) * 2017-05-16 2024-01-26 武汉思创电子有限公司 Multi-lead ECG signal conditioning and data acquisition circuit
CN107692982A (en) * 2017-09-29 2018-02-16 吉林大学 A kind of intelligent wireless diagnosis by feeling the pulse instrument system based on Bluetooth4.0
CN107822625A (en) * 2017-11-16 2018-03-23 珠海市宏邦医疗科技有限公司 The signal acquisition method and circuit that are suitable for cardiac diagnosis lead number based on electrocardiograph
CN110327038A (en) * 2019-05-08 2019-10-15 京东方科技集团股份有限公司 Electrocardiogram acquisition circuit, equipment, method and system
CN110327038B (en) * 2019-05-08 2021-11-16 京东方科技集团股份有限公司 Electrocardio acquisition circuit, equipment, method and system
CN110851391A (en) * 2019-10-31 2020-02-28 中国航发南方工业有限公司 Data storage device
CN110851391B (en) * 2019-10-31 2021-04-13 中国航发南方工业有限公司 Data storage device

Also Published As

Publication number Publication date
CN103300844B (en) 2014-12-10

Similar Documents

Publication Publication Date Title
CN103300844B (en) Twelve-lead electrocardiosignal synchronous acquisition module
CN101524272B (en) Digital pick-up device for body surface cardiac electric signals
CN201127603Y (en) Hand-hold electrocardioscanner
CN105852845A (en) Wearable 12-lead remote electrocardiograph monitoring device as well as application system and method thereof
CN203341732U (en) Domestic heart rhythm monitoring analysis meter with leading and switching function
CN106264514B (en) Wireless fractional flow reserve measurement system
CN102961132B (en) Wireless surface electromyographic signal pickup device and method and front-end compression method
CN104305985A (en) Low-power-consumption heart rate monitor and monitoring method thereof
CN204698548U (en) Portable cardiac monitor system
CN105054923A (en) Electrocardiogram detection device
CN210541542U (en) Twelve-lead wearable electrocardiogram monitoring garment
CN203873750U (en) Integrated type digital lead wire with isolation function
CN103222864A (en) Self-adaption electrocardiograph (ECG) detection method and monitoring system thereof
CN105403595A (en) Tuber resistance imaging data acquisition system based on FPGA
CN203408045U (en) Domestic twelve-lead electrocardiosignal wireless measuring system
CN203873753U (en) S type integrated wireless ECG recorder
CN105769179A (en) Portable twelve-lead electrocardiographic signal synchronous collecting device
CN202446079U (en) Three wire type dynamic electrocardiogram twelve lead wire
CN110403597A (en) A kind of multichannel electrocardiogram acquisition circuit and multichannel ECG Gathering System
CN206214084U (en) Integrated wearable many physical signs collecting devices
CN204813872U (en) Heart electric detection means
CN201912078U (en) Electrocardiogram machine for synchronously outputting electrocardio and electrocardial vector
CN213787446U (en) Glove for measuring physiological signals of human body
CN210666409U (en) Patch for biological monitoring
CN2917549Y (en) Domestic remote respiration-electrocardiography monitor

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20141210

Termination date: 20170528

CF01 Termination of patent right due to non-payment of annual fee