CN1120736A - 直接把芯片接合于散热装置的方法与装置 - Google Patents

直接把芯片接合于散热装置的方法与装置 Download PDF

Info

Publication number
CN1120736A
CN1120736A CN95105032A CN95105032A CN1120736A CN 1120736 A CN1120736 A CN 1120736A CN 95105032 A CN95105032 A CN 95105032A CN 95105032 A CN95105032 A CN 95105032A CN 1120736 A CN1120736 A CN 1120736A
Authority
CN
China
Prior art keywords
chip
fixed
heat abstractor
solder
extension
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN95105032A
Other languages
English (en)
Other versions
CN1050696C (zh
Inventor
安森·杰伊·考
斯蒂芬·H·梅斯内尔
福兰克·路易斯·帕姆皮奥
杰弗里·阿伦·奇茨
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of CN1120736A publication Critical patent/CN1120736A/zh
Application granted granted Critical
Publication of CN1050696C publication Critical patent/CN1050696C/zh
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/40—Mountings or securing means for detachable cooling or heating arrangements ; fixed by friction, plugs or springs
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/367—Cooling facilitated by shape of device
    • H01L23/3675—Cooling facilitated by shape of device characterised by the shape of the housing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/42—Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/64—Impedance arrangements
    • H01L23/642—Capacitive arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73253—Bump and layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319—Arrangement of the layer connectors prior to mounting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/0102—Calcium [Ca]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01039—Yttrium [Y]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06—Polymers
    • H01L2924/0665—Epoxy resin
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06—Polymers
    • H01L2924/078—Adhesive characteristics other than chemical
    • H01L2924/07802—Adhesive characteristics other than chemical not being an ohmic electrical conductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15312—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a pin array, e.g. PGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161—Cap
    • H01L2924/1615—Shape
    • H01L2924/16152—Cap comprising a cavity for hosting the device, e.g. U-shaped cap
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161—Cap
    • H01L2924/163—Connection portion, e.g. seal
    • H01L2924/16315—Shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19041—Component type being a capacitor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191—Disposition
    • H01L2924/19101—Disposition of discrete passive components
    • H01L2924/19105—Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
    • Y10T29/49144—Assembling to base an electrical component, e.g., capacitor, etc. by metal fusion

Abstract

本发明涉及把芯片直接与散热装置接合的新装置和方法。更具体地说，本发明实现了这样一种装置和方法，即使用一种双面、压敏、导热胶带直接把芯片或类似装置接合于一散热装置上。

Description

直接把芯片接合于散热装置 的方法与装置
本专利申请与系列号为08/相关联。该专利申请题为“具有单一保护性外包装的芯片支架”，代理人卷号FI9—94—079，已转让给本专利申请的受让人。对那个专利的说明作为这里的参考。
一般地说，本发明是关于把芯片直接与散热装置接合的新装置和方法。更具体地说，本发明完成一种装置和方法，使用一种双面、压敏、导热胶带直接把芯片或类似装置接合于一散热装置上。
随着新技术的革新，半导体装置正在变得更小和更密集。然而，为了保持竞争力，电路密度的增大导致芯片总体包装对策的增加。所以芯片和芯片支架制造者们不断受到挑战，要求它们通过发现问题和排除问题来改进他们产品的质量，减小包装尺寸和重量，降低包装费用，提供改进的热效率和更好与更先进的芯片。尽管通过降低处理过程的可变性正在实现显著的改进以消除系统性问题，但单是处理过程的改进还不足以消除影响性能和可靠性的所有问题。
增强性和可靠性的一种方式是给集成电路芯片提供一个最短的和最有效的冷却途径。这可以通过把芯片实际放在尽可能靠近散热装置的地方。另一种方式是提供更有效的冷却手段。然而，当把芯片移到更接近于散热装置时，也得需要一种手段在芯片和散热装置之间提供可靠的热接触。在一些情况下，已经使用导热环氧树脂来提供芯片和散热装置之间的更好的热接触，在其他情况里已使用了某种导热型胶。
研究报告270号、出版号27014(1986年10月)披露了一种粘贴(stick—on)散热装置，该报告披露的内容在这里引用作为参考。通过把模块滑入散热装置使散热装置连接到模块上，而散热装置的边缘压紧模块使散热固定在模块上。它也披露一种方法，即也能使用粘胶或双面胶带放在散热器底面上以保证模块和散热装置之间的紧密接触。
美国专利第4,092,697号(Spacght)(其专利说明列入这里作为参考)披露在芯片和散热或散热器之间放置导热材料薄膜。
美国专利第4,233,645号(Balderes等人)披露在芯片和散热装置之间一块浸透适当液体的多孔材料来提供导热途径。
美国专利第4,849,856号(Funari等人)(其专利说明列入这里作为参考)披露一种芯片与散热装置直接连接处理，这里采用导热胶把散热装置直接固定到芯片上。
美国专利第4,939,570号(Bickford等人)(其专利说明列入这里作为参考)披露了另一种芯片与散热装置直接连接的处理方法，来采用导热胶把散热装置直接固定到芯片上。
美国专利第4,999,699号(Christie等人)(其专利说明列入这里作为参考)披露一种焊料连接，这里由焊料连接造成的支持片基和半导体装置之间的隙缝填充一种合成物，这种合成物是由凝固一种配制品得到的，这种配制品中含有环脂肪族的多环氧化合物(Cy-ctoaliphatic polyepoxide)和/或可凝固的氰化盐酯(cyanate ester)或它们的预聚合物；填充剂的最大颗粒尺寸是31微米，而且至少是基本上没有阿尔法(a)粒子辐射。
美国专利第5,249,101号(Frey等人)(其专利说明列入这里作为参考)披露一种无盖芯片支承，它使用至少二个外包装。第一个外包装用于延长反装芯片(flip—chip)脆弱的生命。第二个外包装用于提供有限的环境保护。还需要第三个外包装供使用外部引出脚的支承在凝固之前包含第二外包装。披露的内容还有，外包装的CTE(热膨胀系数)为焊料球的CTE的30％以下。
然而，本发明的发明者们正在使用一种完全不同的途径去解决这一个老问题。他们正在使用一种双面、压敏、导热胶带直接把芯片连接到散热装置上、并在这二者之间提供可靠的热接触。
再有，他们已经披露一种新的方法和结构以保证散热装置和片基或芯片支承之间粘接的整体性。
本发明的结构和处理过程提供了若干超过先有技术的优点。例如，它提供了一种简化的模块结构，所以它利用较少的材料和组合处理步骤，并允许对组合的模块容易地进行加工和修理。
本发明是一种新的方法和设备供使用双面导热压敏粘胶带把芯片连接到散热装置上。本发明还实现了一种新的设备和方法以直接把散热装置连接到芯片和/或片基上。
所以，本发明的一个目的是提供一种设备和方法，它将在芯片和散热装置之间使用双面导热压散胶带提供一个直接的热通道。
本发明的另一目的是在芯片和散热装置之间提供一种双面导热压敏胶带以保证二者之间牢固的热接触。
本发明的又一目的是在芯片和散热装置之间有一个很经济又有效的导热路径。
本发明还有一个目的是增加片基或芯片支承上的可用面积，用于装置接合，例如有源装置(如芯片)或无源装置(如电容)等。
本发明的又一个目的是提供一种方法和设备以保证芯片和散热装置之间粘接的整体性。
本发明的另一目的是再制或修理已完成的或已组装的模块的能力。
所以，一方面本发明包含一种设备以提供至少一个芯片和至少一个散热装置之间的直接导热路径，这里所述设备由一种双面导热胶带构成，它把所述散热装置固定于所述至少一个芯片上。
另一方面，本发明包含一种方法以提供至少一个芯片和至少一个散热装置之间的直接导热路径，这里所述方法包含把至少是双面导热胶带的第一部分固定在所述芯片表面并把第二部分在至少是一部分所述散热装置上。
本发明的相信是新颖的那些特点以及本发明的特征性要素在所附权利要求中具体提出。附图只用于说明性目的，不是用来作为限定。然而，本发明本身，不论是组织还是操作方法，都可以通过参考下文中结合附图所作的详细描述而得到最好的理解。这些附图是：
图1是把芯片同散热装置接触的先有技术方案的示意图。
图2显示出本发明的一个最佳实施例。
图3是本发明的另一个最佳实施例。
图4是本发明的又一个最佳实施例。
图5是本发明的再一个最佳实施例。
IBM的多层陶瓷(MLC)电子组件属于工业界技术最先进的电子组件，然而，它们也很昂贵。本发明描述一种途径去降低这种组件的成本而没有损失或降低它们的性能。减少成本的组装方法有利地增加在市场上这类电子组件的可获得性。精通本门技术的人知道，增大组装密度通常是由更大地利用片基或模块这个“不动产”来实现的。
图1显示出把芯片20和散热装置10连接起来的一种先有技术方案。通常，首先通过片基或模块30上的垫片24上的多个焊接球22将芯片20连接到片基或模块上。片基30也能还有一个或多个电子装置(例如去耦电容28)也经过垫片24和焊料球22与片基30相连。对于一些应用，焊料球22和垫片24能用外包装26包装起来。通常使用导热材料16盖在芯片20的暴露表面，从而当盖14放在上面盖住芯片20时在芯片20和帽(或盖)14之间建立直接的热接触。通常提供帽密封垫18以把帽(或盖)14固定在片基或模块30上。现在可用散热装置胶12把散热装置固定在帽(或盖)114上。片基30通常经由I/O(输入/输出)装置32(例如垫片、插脚等)固定到母板或卡40上。
帽(或盖)14通常是金属或陶瓷帽，它放在芯片20上面，并且永久性固定在片基30的表面。这主要是为了防止芯片20、焊料球22、去耦电容28、外包装26以及在片基或模块30上的任何其他暴露的金属物或电路受到机械或化学伤害。众所周知，帽14的泄漏、或盖密封层中的泄漏、或盖14的错位，都可能造成不可恢复的模块成品率损失。这些损失对于昂贵的模块是显著的损失。在片基30的上表面需要一个像框形区域专用于以帽密封垫18来把帽14密封在片基30上。这个框形表面可以在2mm至6mm宽之间。所以，所有装置的放置，例如芯片20、去耦电容28都得限定于这一像框区之内，这通常只有否则会用于其他装置或较大装置的区域的大约50％和70％之间。此外，帽(或盖)14通常使模块总高度增加约30％至约50％。在芯片20和帽14之间必须放置导热剂16，以实现经由散热装置胶12到散热装置10的有效热传递路径。再有，帽(或盖)14的存在对已完成或组装好的模块增加了额外的重量。
图2给出本发明的一个最佳实施例。已经发现，对于某些应用而言，把散热装置直接接合到芯片20的上表面或暴露的表面是精明的。在过去已经试过各种方法，但一直没有发现，带有粘胶41和43的双面、压敏、导热胶带42提供了从芯片20到散热装置10的最好的导热路径。这种胶带42还提供了二次生产能力，因为能把散热装置10容易地取下来以再制或修正模块上的任何部件。
通常，在把芯片20的一个表面适当地固定在片基30上之后，把双面导热胶带42固定在芯片20的背面或者说没有焊接球的一面。这可以人工做或用适当的机器做。然后使散热装置10与双面导热胶带42的粘胶43接触并固定在它上面。对于大多数应用而言，散热装置10将挂在芯片20的边缘上，即散热装置20的外缘部分延伸到芯片20的外缘部分以外。应该小心不要让散热装置10影响可能放在片基30上或放在附近的其他电子部件。
如在图2中能清楚看取的那样，由于去掉了帽14、导热材料16、由密封垫18和散热装置粘胶12，在MLC组装技术中已得到了巨大的收益。同一芯片20现在更靠近散热装置或散热器10，于是现在芯片20将冷却得更快和更有效。此外，在片基30上现在能得到更大的“地皮”去放置更多或更大的电子部件。
本发明的简化的电子组件将代替现有的帽/密封/导热剂外包装系统。用于包装至少是焊料柱或球22一部分和垫片24的最佳外包装26是EPX5341外包装。EPX5341是IBM公司(Armonk，NY，美国)的注册商标。第一，它改善了焊料球或焊料柱的疲劳可靠性，第二，它提供了有效的屏防止环境和处理过程中的暴露。
图3给出本发明的另一个最佳实施例，这里芯片20在片基130上，而片基130与一卡或母板140相连。已经发现，对于某些应用而言，在用双面压敏导热胶带42把芯片20固定在散热装置10之前，把芯片20、片基130、第一外包装26的一部分用第二外包装50包装起来会更好。为了保证第二外包装50不会超过片基130的边缘，可以使用隔墙48，例如聚合物隔墙48。
环境保护可由第二外包装50提供，这种外包装如UV(紫外线)凝固的尿烷外套50(称为C5)，它罩在第一外套(如EPX5341)和暴露的片基金属物上。C5是IBM公司(Armonk，纽约，美国)的注册商标。通常C5是以液体形式配制的，在配制C5之前需要配制和凝固第三级聚合物，称为Hysol。Hysol是Dextez电子材料公司(In-dustry，CA，美国)的注册商标。Hysol能用作隔墙48能防止C5材料50凝固前的液体C5流过片基30的侧面。C5的另一个功能是保护脆弱的芯片引脚连接器47。应该注意，EPX5341和Hysol需要热凝固。
如图3所示，从片基130到卡或母板140的电连接是经由I/O装置47提供的，例如，导电夹47与卡140的垫片52相连。
图4给出本发明的另一个实施例，这里散热装置70有一个延伸部分63。延伸部分63有一个基本上是平的底面64。延伸部63应该是使散热装置70完全包围片基表面上的电子部件，如芯片20或去耦电容28。再有，延伸部63应该有足够的空间容纳双面导热胶带42，即至少粘胶43的一部分接触散热装置70的一部分，而至少粘胶41的一部分与至少是芯片20上表面的一部分接触。至少一个粘胶层60，例如丙烯酸点(dot)或糊，或环氧树酸或适当的聚合物60，或者加在片基30表面或者加在底面64上，然后利用这个粘胶丙烯酸点或糊60使散热装置70最好是固定在片基30的外围边缘表面。可以使用的一种丙烯酸60是LOCTITE OUTPUT384，这是Loctite公司(Newington，CT，美国)的注册商标。如果用足够量的粘胶60把散热装置70固定在片基30上，那么这还能提供对片基30表面上的由散热装置70包围的电子部件及其他提供环境保护。
图5是本发明的又一个最佳实施例。散热装置70有一唇或突舌65，它在延伸部63外围边缘延伸，而且还沿着至少是片基30外围边缘的一部分延伸。唇65保护散热装置170免于从片基30上敲掉。
由压敏胶带42造成的散热装置170和芯片20之间的连接整体由粘胶连接物60来保证。在一些应用中，由于存在唇或突舌65而不需要粘胶连接物60。再有，与片基30的外缘紧密配合的突舌防止在加载情况下的摇摆、扭转或其他运动。
本专利申请中披露的电子组件或模块的优点是很多的。例如，由于(a)较少的处理步骤去组装模块，(b)去掉了帽、帽密封、导热剂和相关步骤，(c)消除了由于帽错位和帽密封泄漏造成的产量损失等原因，组件的成本能被降低。
再有，所发明的结构提供了对片基顶表面的更有效的利用。因为现在几乎有百分之百的片基顶表面可用于电子部件和其他元件。此外，模块的总高度减小了30％至50％，因为去掉了盖帽，这允许有更多的空间用于冷却装置或允许设计者减小卡的间距。这种组装方案还允许散热装置与芯片直接连接，从而去掉了导热剂并进一步改善了模块的热性能。
使用双面导热胶带的另一个优点是模块的再制作或修理能力。散热装置能容易地从片基或芯片上拨下，而有源装置(如芯片)或无源装置(如去耦电容、散热装置等)或整个模块能再制作或修理。再有，在把散热装置取掉后也能再制作或修理片基表面上的任何电路。当然，一旦完成了再制作或修理，又能把散热装置连接上。
尽管已经结合最佳实施例具体描述了本发明，对于精通本门技术的人们而言，根据上面的描述，显然会有许多替换、修改和变型。所以认为所附权利要求接受任何这种替换、修改和变型作为落入本发明的真正范围和精神。

Claims (28)

1.在至少一个芯片和至少一个散热装置之间提供直接导热路径的一种装置，包括一个双面导热胶带，该胶带把所述散热装置固定在所述至少一个芯片上。
2.如权利要求1的装置，其特征在于所述双面胶带是压敏的。
3.如权利要求1的装置，其特征在于使用至少一个第一电连接把至少所述芯片的一部分固定在片基上。
4.如权利要求3的装置，其特征在于所述至少一个第一电连接的至少一部分被至少一个外包装材料加以外包装。
5.如权利要求3的装置，其特征在于所述至少第一电连接是从焊料球、焊料柱、低熔点焊料或高熔点焊料这一组中选出的。
6.如权利要求3的装置，其特征在于所述片基至少有一个附加电子装置固定其上。
7.如权利要求6的装置，其特征在于所述至少一个附加电子装置是一个去耦电容。
8.如权利要求1的装置，其特征在于使用至少一个第一电连接把至少是所述芯片的一部分固定在片基上，所述片基本身又用至少一个第二电连接固定在一块卡上。
9.如权利要求8的装置，其特征在于所述第二电连接是从焊料球、焊料柱、低熔点焊料、高熔点焊料、垫片或夹子一组中选出的。
10.如权利要求1的装置，其特征在于所述芯片的至少一部分被固定于一片基上，所述片基有一个隔墙以保持至少一种外包装材料。
11.如权利要求3的装置，其特征在于一部分所述散热装置有一个延伸部分，所述延伸部分的至少一部分被固定在所述片基上。
12.如权利要求3的装置，其特征在于所述散热装置的至少一部分有一个延伸部分，所述延伸部分有一起出所述片基外围边缘的唇部。
13.如权利要求11的装置，其特征在于所述延伸部分有一个基面，所述基面的至少一部分用粘胶固定在所述片基外围边缘的至少一部分上。
14.如权利要求13的装置，其特征在于用于所述粘胶的材料是丙烯酸、环氧树脂、或聚合材料中选出的。
15.在至少一个芯片和至少一个散热装置之间提供直接导热路径的一种方法，所述方法包括：把至少是一双面导热胶带的第一部分固定在所述芯片的一个表面，并把第二部分固定在所述散热装置的至少一部分上。
16.如权利要求15的装置，其特征在于所述双面胶带是压敏的。
17.如权利要求15的装置，其特征在于所述芯片的至少一部分被用至少一个第一电连接固定于一片基上。
18.如权利要求17的装置，其特征在于所述至少一个第一电连接被至少一个外包装材料外包装。
19.如权利要求1 7的装置，其特征在于所述至少一个第一电连接是从焊料球、焊料柱、低熔点焊料、或高熔点焊料一组中选出的。
20.如权利要求17的装置，其特征在于所述片基有至少一个附加电子装置固定其上。
21.如权利要求20的装置，其特征在于所述至少一个附加电子装置是一个解耦电容。
22.如权利要求15的装置，其特征在于所述芯片的至少一部分被用至少一个第一电连接固定于一片基上，所述片基用至少一个第二电连接固定于一卡上。
23.如权利要求22的装置，其特征在于所述第二电连接是从焊料球、焊料注、低熔点焊料、高熔点焊料、垫片或夹子一组中选出的。
24.如权利要求15的装置，其特征在于所述芯片的至少一部分被固定于一片基上，所述片基有隔墙以保持至少一种外包装材料。
25.如权利要求17的装置，其特征在于至少一部分所述散热装置有一延伸部，至少一部分所述延伸部被固定于所述片基。
26.如权利要求17的装置，其特征在于所述散热装置的至少一部分有一延伸部分，所述延伸部分有一唇部延伸到所述片基外围边缘的外部。
27.如权利要求25的装置，其特征在于所述延伸部有一基面，至少所述基面的一部分用粘胶固定于所述片基外围边缘的至少一部分上。
28.如权利要求27的装置，其特征在于用作所粘胶的材料是从丙烯酸、环氧树脂或聚合材料组中选出的。
CN95105032A 1994-07-22 1995-04-27 直接把芯片接合于散热装置的方法与装置 Expired - Fee Related CN1050696C (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US279734 1988-12-05
US27973494A 1994-07-22 1994-07-22

Publications (2)

Publication Number Publication Date
CN1120736A true CN1120736A (zh) 1996-04-17
CN1050696C CN1050696C (zh) 2000-03-22

Family

ID=23070216

Family Applications (1)

Application Number Title Priority Date Filing Date
CN95105032A Expired - Fee Related CN1050696C (zh) 1994-07-22 1995-04-27 直接把芯片接合于散热装置的方法与装置

Country Status (7)

Country Link
US (1) US5533256A (zh)
EP (1) EP0693780A3 (zh)
JP (1) JPH0846098A (zh)
KR (1) KR960006721A (zh)
CN (1) CN1050696C (zh)
MY (1) MY115354A (zh)
SG (1) SG63520A1 (zh)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101197361B (zh) * 2001-05-31 2010-06-09 松下电器产业株式会社 功率模块及其制造方法
CN1791321B (zh) * 2004-12-15 2011-06-15 国际商业机器公司 用于裸片微电子器件有效可靠传热的装置及方法
CN101083895B (zh) * 2006-04-28 2012-02-22 丛林网络公司 可再使用的散热器附着组件

Families Citing this family (72)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB9502178D0 (en) * 1995-02-03 1995-03-22 Plessey Semiconductors Ltd MCM-D Assemblies
US5572405A (en) * 1995-06-07 1996-11-05 International Business Machines Corporation (Ibm) Thermally enhanced ball grid array package
US5587882A (en) * 1995-08-30 1996-12-24 Hewlett-Packard Company Thermal interface for a heat sink and a plurality of integrated circuits mounted on a substrate
US5777847A (en) * 1995-09-27 1998-07-07 Nec Corporation Multichip module having a cover wtih support pillar
GB2309827B (en) * 1996-01-30 1998-04-22 Samsung Electronics Co Ltd Surface complemental heat dissipation device
US6000125A (en) * 1996-01-30 1999-12-14 Samsung Electronics America, Inc. Method of heat dissipation from two surfaces of a microprocessor
US5754401A (en) * 1996-02-16 1998-05-19 Sun Microsystems, Inc. Pressure compliantly protected heatsink for an electronic device
WO1997041599A1 (en) 1996-04-29 1997-11-06 Parker-Hannifin Corporation Conformal thermal interface material for electronic components
JPH09306954A (ja) * 1996-05-20 1997-11-28 Hitachi Ltd 半導体装置及びその実装方法並びに実装構造体
US6962829B2 (en) * 1996-10-31 2005-11-08 Amkor Technology, Inc. Method of making near chip size integrated circuit package
KR100214549B1 (ko) * 1996-12-30 1999-08-02 구본준 버텀리드 반도체 패키지
US5918112A (en) * 1997-07-24 1999-06-29 Motorola, Inc. Semiconductor component and method of fabrication
US6432497B2 (en) 1997-07-28 2002-08-13 Parker-Hannifin Corporation Double-side thermally conductive adhesive tape for plastic-packaged electronic components
KR100320983B1 (ko) 1997-08-22 2002-06-20 포만 제프리 엘 칩조립체및직접적인개방열전도성경로의제공방법
US6329594B1 (en) 1998-01-16 2001-12-11 Bae Systems Information And Electronic Systems Integration, Inc. Integrated circuit package
US6114190A (en) * 1998-04-14 2000-09-05 Micron Technology, Inc. Method of forming heat sink and semiconductor chip assemblies
US6130113A (en) * 1998-07-13 2000-10-10 Lsi Logic Corporation Enhanced lamination process between heatspreader to pressure sensitive adhesive (PSA) interface as a step in the semiconductor assembly process
US6498390B1 (en) * 1998-09-16 2002-12-24 Intel Corporation Integrated circuit package that includes a thermally conductive tape which attaches a thermal element to a plastic housing
JP2000138262A (ja) 1998-10-31 2000-05-16 Anam Semiconductor Inc チップスケ―ル半導体パッケ―ジ及びその製造方法
US6225571B1 (en) * 1999-02-19 2001-05-01 Lucent Technologies Inc. Heatsink with high thermal conductivity dielectric
US20020014688A1 (en) * 1999-03-03 2002-02-07 Suresh Ramalingam Controlled collapse chip connection (c4) integrated circuit package which has two dissimilar underfill materials
US6333209B1 (en) 1999-04-29 2001-12-25 International Business Machines Corporation One step method for curing and joining BGA solder balls
US6359334B1 (en) 1999-06-08 2002-03-19 Micron Technology, Inc. Thermally conductive adhesive tape for semiconductor devices and method using the same
PL353034A1 (en) * 1999-07-08 2003-10-06 Sunstar Giken Kabushiki Kaisha Underfilling material for semiconductor package
US20030214800A1 (en) * 1999-07-15 2003-11-20 Dibene Joseph Ted System and method for processor power delivery and thermal management
US6644395B1 (en) 1999-11-17 2003-11-11 Parker-Hannifin Corporation Thermal interface material having a zone-coated release linear
US6770513B1 (en) * 1999-12-16 2004-08-03 National Semiconductor Corporation Thermally enhanced flip chip packaging arrangement
US6414396B1 (en) 2000-01-24 2002-07-02 Amkor Technology, Inc. Package for stacked integrated circuits
JP2001267473A (ja) 2000-03-17 2001-09-28 Hitachi Ltd 半導体装置およびその製造方法
US6433425B1 (en) 2000-09-12 2002-08-13 International Business Machines Corporation Electronic package interconnect structure comprising lead-free solders
DE60128727T2 (de) 2001-01-22 2008-01-31 PARKER HANNIFIN Corporation, Cleveland Rückstandsfrei ablösbares thermisches verbindungsstück mit phasenübergangsmaterial
KR20020074073A (ko) * 2001-03-16 2002-09-28 엘지전자 주식회사 아이씨 방열구조
TW495943B (en) 2001-04-18 2002-07-21 Siliconware Precision Industries Co Ltd Semiconductor package article with heat sink structure and its manufacture method
US6965071B2 (en) * 2001-05-10 2005-11-15 Parker-Hannifin Corporation Thermal-sprayed metallic conformal coatings used as heat spreaders
US7205672B1 (en) 2001-12-05 2007-04-17 National Semiconductor Corporation Flip chip mounted to thermal sensing element through the back side of the chip
US6946190B2 (en) * 2002-02-06 2005-09-20 Parker-Hannifin Corporation Thermal management materials
DE60229072D1 (de) * 2002-02-06 2008-11-06 Parker Hannifin Corp Wärmesteuerungsmaterialien mit phasenumwandlungsdispersion
US6805974B2 (en) 2002-02-15 2004-10-19 International Business Machines Corporation Lead-free tin-silver-copper alloy solder composition
WO2004034436A2 (en) * 2002-10-09 2004-04-22 Cellectricon Ab Method for interfacing macroscale components to microscale devices
US6956739B2 (en) 2002-10-29 2005-10-18 Parker-Hannifin Corporation High temperature stable thermal interface material
US8119191B2 (en) * 2003-01-16 2012-02-21 Parker-Hannifin Corporation Dispensable cured resin
US7305163B2 (en) 2004-08-17 2007-12-04 Lumitex, Inc. Fiber optic phototherapy devices including LED light sources
US7074653B2 (en) * 2004-08-23 2006-07-11 Texas Instruments Incorporated Heatsink apparatus and thermally-conductive intermediate material for dissipating heat in semiconductor packages
KR20060018453A (ko) * 2004-08-24 2006-03-02 삼성전자주식회사 히트 싱크를 갖는 반도체 소자
US7561436B2 (en) * 2005-06-06 2009-07-14 Delphi Technologies, Inc. Circuit assembly with surface-mount IC package and heat sink
KR100702968B1 (ko) * 2005-11-24 2007-04-03 삼성전자주식회사 플로팅된 히트 싱크를 갖는 반도체 패키지와, 그를 이용한적층 패키지 및 그의 제조 방법
JP4691455B2 (ja) * 2006-02-28 2011-06-01 富士通株式会社 半導体装置
US7939368B2 (en) * 2006-03-07 2011-05-10 Stats Chippac Ltd. Wafer level chip scale package system with a thermal dissipation structure
US7666713B2 (en) * 2006-03-24 2010-02-23 Fujitsu Limited Method for bonding heatsink and semiconductor device with heatsink
JP2008042077A (ja) * 2006-08-09 2008-02-21 Renesas Technology Corp 半導体装置及びその製造方法
US8448693B2 (en) * 2007-02-08 2013-05-28 Lundell Manufacturing Corporation Sealed thermal interface component
US7954236B2 (en) 2007-02-08 2011-06-07 Lundell Manufacturing Corporation Method of assembling a sealed thermal interface
US7605374B2 (en) * 2007-03-27 2009-10-20 General Electric Company X-ray detector fabrication methods and apparatus therefrom
US8106363B2 (en) * 2008-04-17 2012-01-31 Carestream Health, Inc. Digital radiography panel with pressure-sensitive adhesive for optical coupling between scintillator screen and detector and method of manufacture
US8130506B2 (en) 2008-06-19 2012-03-06 Infineon Technologies Ag Sensor module
US8929071B2 (en) * 2008-12-22 2015-01-06 General Electric Company Low cost manufacturing of micro-channel heatsink
CA2770719C (en) 2009-08-12 2017-12-12 Jonathan Bergin Fully-cured thermally or electrically-conductive form-in-place gap filler
US8362609B1 (en) 2009-10-27 2013-01-29 Xilinx, Inc. Integrated circuit package and method of forming an integrated circuit package
US9202769B2 (en) * 2009-11-25 2015-12-01 Stats Chippac, Ltd. Semiconductor device and method of forming thermal lid for balancing warpage and thermal management
US8034661B2 (en) 2009-11-25 2011-10-11 Stats Chippac, Ltd. Semiconductor device and method of forming compliant stress relief buffer around large array WLCSP
US8810028B1 (en) 2010-06-30 2014-08-19 Xilinx, Inc. Integrated circuit packaging devices and methods
JP5573645B2 (ja) * 2010-12-15 2014-08-20 富士通セミコンダクター株式会社 半導体装置及び半導体装置の製造方法
US8913388B2 (en) * 2012-01-18 2014-12-16 Finisar Corporation Thermally conductive flexible member for heat transfer
JP6028531B2 (ja) * 2012-11-09 2016-11-16 日立金属株式会社 信号伝送装置
TWI508238B (zh) * 2012-12-17 2015-11-11 Princo Corp 晶片散熱系統
KR102104919B1 (ko) * 2013-02-05 2020-04-27 삼성전자주식회사 반도체 패키지 및 이의 제조방법
JP6036431B2 (ja) * 2013-03-18 2016-11-30 富士通株式会社 半導体装置
US9554485B2 (en) 2014-07-29 2017-01-24 Echostar Technologies L.L.C. Apparatus, systems and methods for limiting travel distance of a heat sink
US10438862B2 (en) * 2015-12-24 2019-10-08 Mitsubishi Electric Corporation Electromagnetic shield structure of high frequency circuit and high frequency module
EP4301805A1 (en) 2021-03-04 2024-01-10 Momentive Performance Materials Inc. Thermal gel composition
US11800666B2 (en) 2021-06-28 2023-10-24 International Business Machines Corporation Temporary removable module lid
US20220418134A1 (en) * 2021-06-28 2022-12-29 International Business Machines Corporation Rotating lid for module cooler

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4092697A (en) * 1976-12-06 1978-05-30 International Business Machines Corporation Heat transfer mechanism for integrated circuit package
US4233645A (en) * 1978-10-02 1980-11-11 International Business Machines Corporation Semiconductor package with improved conduction cooling structure
US4254431A (en) * 1979-06-20 1981-03-03 International Business Machines Corporation Restorable backbond for LSI chips using liquid metal coated dendrites
DE3104623A1 (de) * 1981-02-10 1982-08-26 Robert Bosch Gmbh, 7000 Stuttgart Verfahren zum befestigen von bauelementen mit flaechigen anschlusskontakten und bauelement hierfuer
US4506443A (en) * 1982-05-28 1985-03-26 Clarion Co., Ltd. Method of mounting electric part onto a substrate
US4561011A (en) * 1982-10-05 1985-12-24 Mitsubishi Denki Kabushiki Kaisha Dimensionally stable semiconductor device
EP0183016B1 (en) * 1984-10-03 1989-09-20 Sumitomo Electric Industries Limited Material for a semiconductor device and process for its manufacture
JPS629649A (ja) * 1985-07-08 1987-01-17 Nec Corp 半導体用パツケ−ジ
US4849856A (en) * 1988-07-13 1989-07-18 International Business Machines Corp. Electronic package with improved heat sink
US4939570A (en) * 1988-07-25 1990-07-03 International Business Machines, Corp. High power, pluggable tape automated bonding package
US4999699A (en) * 1990-03-14 1991-03-12 International Business Machines Corporation Solder interconnection structure and process for making
US5291371A (en) * 1990-04-27 1994-03-01 International Business Machines Corporation Thermal joint
US5107330A (en) * 1990-10-19 1992-04-21 At&T Bell Laboratories Self-adjusting heat sink design for vlsi packages
US5173839A (en) * 1990-12-10 1992-12-22 Grumman Aerospace Corporation Heat-dissipating method and device for led display
US5199164A (en) * 1991-03-30 1993-04-06 Samsung Electronics Co., Ltd. Method of manufacturing semiconductor package
JP3000770B2 (ja) * 1991-12-20 2000-01-17 松下電器産業株式会社 電子部品
US5263245A (en) * 1992-01-27 1993-11-23 International Business Machines Corporation Method of making an electronic package with enhanced heat sinking
US5249101A (en) * 1992-07-06 1993-09-28 International Business Machines Corporation Chip carrier with protective coating for circuitized surface
US5285352A (en) * 1992-07-15 1994-02-08 Motorola, Inc. Pad array semiconductor device with thermal conductor and process for making the same
US5359768A (en) * 1992-07-30 1994-11-01 Intel Corporation Method for mounting very small integrated circuit package on PCB
US5362680A (en) * 1992-08-18 1994-11-08 Texas Instruments Incorporated Technique for enhancing adhesion capability of heat spreaders in molded packages
EP0634890B1 (en) * 1993-07-12 1996-12-04 Nec Corporation Packaging structure for microwave circuit

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101197361B (zh) * 2001-05-31 2010-06-09 松下电器产业株式会社 功率模块及其制造方法
CN1791321B (zh) * 2004-12-15 2011-06-15 国际商业机器公司 用于裸片微电子器件有效可靠传热的装置及方法
CN101083895B (zh) * 2006-04-28 2012-02-22 丛林网络公司 可再使用的散热器附着组件
US8952524B2 (en) 2006-04-28 2015-02-10 Juniper Networks, Inc. Re-workable heat sink attachment assembly

Also Published As

Publication number Publication date
EP0693780A2 (en) 1996-01-24
EP0693780A3 (en) 1997-05-28
US5533256A (en) 1996-07-09
CN1050696C (zh) 2000-03-22
SG63520A1 (en) 1999-03-30
KR960006721A (ko) 1996-02-23
MY115354A (en) 2003-05-31
JPH0846098A (ja) 1996-02-16

Similar Documents

Publication Publication Date Title
CN1050696C (zh) 直接把芯片接合于散热装置的方法与装置
US5757620A (en) Apparatus for cooling of chips using blind holes with customized depth
US5623394A (en) Apparatus for cooling of chips using a plurality of customized thermally conductive materials
US6413353B2 (en) Method for direct attachment of a chip to a cooling member
US6891259B2 (en) Semiconductor package having dam and method for fabricating the same
US6794749B2 (en) Chip package with grease heat sink
US6411507B1 (en) Removing heat from integrated circuit devices mounted on a support structure
US7033861B1 (en) Stacked module systems and method
US5268815A (en) High density, high performance memory circuit package
US6661103B2 (en) Apparatus for packaging flip chip bare die on printed circuit boards
US6869827B2 (en) Semiconductor/printed circuit board assembly, and computer system
US6225688B1 (en) Stacked microelectronic assembly and method therefor
EP0084866A2 (en) Semiconductor casing
JPH0870015A (ja) 単一の封止材を有するチップ・キャリアおよび形成方法
EP1553628A1 (en) Heat sink and heat spreader assembly
EP0384482A2 (en) Composite semiconductor device
EP3913666A1 (en) Direct liquid cooling with o-ring sealing
TW504778B (en) Semiconductor device and the manufacturing method thereof
US6455929B1 (en) Embedded type package of power semiconductor device
JPS63283183A (ja) コネクターアッセンブリおよび回路板アッセンブリ
CN2570981Y (zh) 倒装片型芯片封装结构
US6156408A (en) Device for reworkable direct chip attachment
CN215933584U (zh) 大功率集成电路芯片封装装置及引线框架
JPS6094746A (ja) 集積回路の実装方法
JPH04127460A (ja) 混成集積回路装置

Legal Events

Date Code Title Description
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C06 Publication
PB01 Publication
C14 Grant of patent or utility model
GR01 Patent grant
C17 Cessation of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20000322

Termination date: 20110427