DE3168886D1 - Method of making a borderless diffusion contact structure - Google Patents
Method of making a borderless diffusion contact structureInfo
- Publication number
- DE3168886D1 DE3168886D1 DE8181105495T DE3168886T DE3168886D1 DE 3168886 D1 DE3168886 D1 DE 3168886D1 DE 8181105495 T DE8181105495 T DE 8181105495T DE 3168886 T DE3168886 T DE 3168886T DE 3168886 D1 DE3168886 D1 DE 3168886D1
- Authority
- DE
- Germany
- Prior art keywords
- making
- contact structure
- diffusion contact
- borderless diffusion
- borderless
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76897—Formation of self-aligned vias or contact plugs, i.e. involving a lithographically uncritical step
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/981—Utilizing varying dielectric thickness
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US06/182,722 US4409722A (en) | 1980-08-29 | 1980-08-29 | Borderless diffusion contact process and structure |
Publications (1)
Publication Number | Publication Date |
---|---|
DE3168886D1 true DE3168886D1 (en) | 1985-03-28 |
Family
ID=22669728
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE8181105495T Expired DE3168886D1 (en) | 1980-08-29 | 1981-07-14 | Method of making a borderless diffusion contact structure |
Country Status (4)
Country | Link |
---|---|
US (1) | US4409722A (de) |
EP (1) | EP0046857B1 (de) |
JP (1) | JPS5750441A (de) |
DE (1) | DE3168886D1 (de) |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58209156A (ja) * | 1982-05-31 | 1983-12-06 | Nippon Telegr & Teleph Corp <Ntt> | 半導体装置の製造方法 |
US4488348A (en) * | 1983-06-15 | 1984-12-18 | Hewlett-Packard Company | Method for making a self-aligned vertically stacked gate MOS device |
JP2503621B2 (ja) * | 1989-01-23 | 1996-06-05 | 日本電気株式会社 | 半導体装置の製造方法 |
US5541427A (en) * | 1993-12-03 | 1996-07-30 | International Business Machines Corporation | SRAM cell with capacitor |
JP3396286B2 (ja) * | 1994-02-28 | 2003-04-14 | 三菱電機株式会社 | 半導体集積回路装置およびその製造方法 |
US5641708A (en) * | 1994-06-07 | 1997-06-24 | Sgs-Thomson Microelectronics, Inc. | Method for fabricating conductive structures in integrated circuits |
JP2616706B2 (ja) * | 1994-08-04 | 1997-06-04 | 日本電気株式会社 | 半導体装置およびその製造方法 |
US5960318A (en) * | 1995-10-27 | 1999-09-28 | Siemens Aktiengesellschaft | Borderless contact etch process with sidewall spacer and selective isotropic etch process |
US5792703A (en) * | 1996-03-20 | 1998-08-11 | International Business Machines Corporation | Self-aligned contact wiring process for SI devices |
US5804485A (en) * | 1997-02-25 | 1998-09-08 | Miracle Technology Co Ltd | High density metal gate MOS fabrication process |
US5970340A (en) | 1997-06-24 | 1999-10-19 | Micron Technology, Inc. | Method for making semiconductor device incorporating an electrical contact to an internal conductive layer |
JP5339972B2 (ja) * | 2009-03-10 | 2013-11-13 | 株式会社ジャパンディスプレイ | 画像表示装置 |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3387286A (en) * | 1967-07-14 | 1968-06-04 | Ibm | Field-effect transistor memory |
US3967981A (en) * | 1971-01-14 | 1976-07-06 | Shumpei Yamazaki | Method for manufacturing a semiconductor field effort transistor |
US4074304A (en) * | 1974-10-04 | 1978-02-14 | Nippon Electric Company, Ltd. | Semiconductor device having a miniature junction area and process for fabricating same |
JPS543480A (en) * | 1977-06-09 | 1979-01-11 | Fujitsu Ltd | Manufacture of semiconductor device |
US4160991A (en) * | 1977-10-25 | 1979-07-10 | International Business Machines Corporation | High performance bipolar device and method for making same |
US4251571A (en) * | 1978-05-02 | 1981-02-17 | International Business Machines Corporation | Method for forming semiconductor structure with improved isolation between two layers of polycrystalline silicon |
US4157269A (en) * | 1978-06-06 | 1979-06-05 | International Business Machines Corporation | Utilizing polysilicon diffusion sources and special masking techniques |
US4234362A (en) * | 1978-11-03 | 1980-11-18 | International Business Machines Corporation | Method for forming an insulator between layers of conductive material |
US4240196A (en) * | 1978-12-29 | 1980-12-23 | Bell Telephone Laboratories, Incorporated | Fabrication of two-level polysilicon devices |
CA1131796A (en) * | 1979-01-08 | 1982-09-14 | Tarsaim L. Batra | Method for fabricating mos device with self-aligned contacts |
JPS6055988B2 (ja) * | 1979-01-26 | 1985-12-07 | 株式会社日立製作所 | 半導体装置の製法 |
JPS5650532A (en) * | 1979-10-01 | 1981-05-07 | Hitachi Ltd | Manufacture of semiconductor device |
-
1980
- 1980-08-29 US US06/182,722 patent/US4409722A/en not_active Expired - Lifetime
-
1981
- 1981-07-03 JP JP56103454A patent/JPS5750441A/ja active Granted
- 1981-07-14 EP EP81105495A patent/EP0046857B1/de not_active Expired
- 1981-07-14 DE DE8181105495T patent/DE3168886D1/de not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPH0147020B2 (de) | 1989-10-12 |
EP0046857A2 (de) | 1982-03-10 |
EP0046857B1 (de) | 1985-02-13 |
EP0046857A3 (en) | 1982-09-08 |
JPS5750441A (en) | 1982-03-24 |
US4409722A (en) | 1983-10-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3161547D1 (en) | Method of forming a glass-ceramic structure | |
GB2124520B (en) | A method of making sandwich structures | |
JPS5771190A (en) | Method of fabricating cadmium-mercury- tellurium | |
JPS56139425A (en) | Method of carrying out contact conversion | |
PH16588A (en) | A method of manufacturing stainless steel | |
ZA824503B (en) | Method for making a porous thermoresin structure | |
DE3168886D1 (en) | Method of making a borderless diffusion contact structure | |
JPS56137680A (en) | Method of forming hole | |
ZA816479B (en) | A process and reagent for the determination of glycerol | |
JPS56126920A (en) | Method of mutually reducing diffusion | |
YU227579A (en) | Method of manufacturing a contact connection | |
JPS577019A (en) | Method of manufacturing connector | |
GB2073202B (en) | Method for manufacturing restriction enzymes | |
JPS56114227A (en) | Method of manufacturing contact member | |
JPS577020A (en) | Method of manufacturing connector | |
JPS5744918A (en) | Method of producing contact | |
EP0041920A3 (en) | Organophosphates | |
JPS56121223A (en) | Method of manufacturing contact unit | |
JPS5758391A (en) | Method of soldering nonsealed contact part | |
JPS56123634A (en) | Method of manufacturing vacuum device | |
JPS577018A (en) | Method of manufacturing connector | |
JPS55146802A (en) | Method of fabricating connector | |
JPS5767229A (en) | Method of producing contact | |
JPS5744919A (en) | Method of producing contact | |
JPS56101710A (en) | Method of manufacturing nonnlinear resestor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8339 | Ceased/non-payment of the annual fee |