DE3374238D1 - A synchronisation mechanism for a multiprocessing system - Google Patents

A synchronisation mechanism for a multiprocessing system

Info

Publication number
DE3374238D1
DE3374238D1 DE8383303985T DE3374238T DE3374238D1 DE 3374238 D1 DE3374238 D1 DE 3374238D1 DE 8383303985 T DE8383303985 T DE 8383303985T DE 3374238 T DE3374238 T DE 3374238T DE 3374238 D1 DE3374238 D1 DE 3374238D1
Authority
DE
Germany
Prior art keywords
lines
bus
processor
control signals
logic circuits
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
DE8383303985T
Other languages
English (en)
Inventor
Daniel Matthew Taub
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Application granted granted Critical
Publication of DE3374238D1 publication Critical patent/DE3374238D1/de
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/22—Microcontrol or microprogram arrangements
    • G06F9/28—Enhancement of operational speed, e.g. by using several microcontrol devices operating in parallel
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/17—Interprocessor communication using an input/output type connection, e.g. channel, I/O port
DE8383303985T 1983-07-08 1983-07-08 A synchronisation mechanism for a multiprocessing system Expired DE3374238D1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP83303985A EP0131658B1 (de) 1983-07-08 1983-07-08 Synchronisationsvorrichtung für ein Multiprocessing-System

Publications (1)

Publication Number Publication Date
DE3374238D1 true DE3374238D1 (en) 1987-12-03

Family

ID=8191211

Family Applications (1)

Application Number Title Priority Date Filing Date
DE8383303985T Expired DE3374238D1 (en) 1983-07-08 1983-07-08 A synchronisation mechanism for a multiprocessing system

Country Status (4)

Country Link
US (1) US4663708A (de)
EP (1) EP0131658B1 (de)
JP (1) JPS6019274A (de)
DE (1) DE3374238D1 (de)

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2610821B2 (ja) * 1986-01-08 1997-05-14 株式会社日立製作所 マルチプロセツサシステム
FR2606902B1 (fr) * 1986-11-14 1989-02-03 Labo Electronique Physique Circuit integre et procede de traitement numerique a module autocadence
JPH06103494B2 (ja) * 1986-11-18 1994-12-14 株式会社日立製作所 ベクトル処理装置の制御方式
US4833638A (en) * 1986-12-23 1989-05-23 Bell Communications Research, Inc. Parallel processing state alignment
US5483659A (en) * 1987-09-14 1996-01-09 Yamamura; Kimio Apparatus for controlling a signal processing system to operate in high and low speed modes
US5222237A (en) * 1988-02-02 1993-06-22 Thinking Machines Corporation Apparatus for aligning the operation of a plurality of processors
US5050070A (en) * 1988-02-29 1991-09-17 Convex Computer Corporation Multi-processor computer system having self-allocating processors
US5159686A (en) * 1988-02-29 1992-10-27 Convex Computer Corporation Multi-processor computer system having process-independent communication register addressing
FR2631470A1 (fr) * 1988-05-11 1989-11-17 Labo Electronique Physique Unite de controle d'un circuit integre de traitement de donnees
EP0605401B1 (de) * 1988-09-19 1998-04-22 Fujitsu Limited Paralleles Rechnersystem mit Verwendung eines S.I.M.D.-Verfahrens
US5123100A (en) * 1989-01-13 1992-06-16 Nec Corporation Timing control method in a common bus system having delay and phase correcting circuits for transferring data in synchronization and time division slot among a plurality of transferring units
US5313620A (en) * 1989-04-06 1994-05-17 Bell Communications Research, Inc. Selective receiver for each processor in a multiple processor system
US5179708A (en) * 1989-04-07 1993-01-12 At&T Bell Laboratories System inhibiting message delivery to destination process until priority of process excuting on distination processor is no higher than priority of sending process
US5212777A (en) * 1989-11-17 1993-05-18 Texas Instruments Incorporated Multi-processor reconfigurable in single instruction multiple data (SIMD) and multiple instruction multiple data (MIMD) modes and method of operation
US6038584A (en) * 1989-11-17 2000-03-14 Texas Instruments Incorporated Synchronized MIMD multi-processing system and method of operation
FR2656442B1 (fr) * 1989-12-21 1994-07-29 Bull Sa Processeur a plusieurs unites microprogrammees avec mecanisme d'execution anticipee des instructions.
JP2511588B2 (ja) * 1990-09-03 1996-06-26 インターナショナル・ビジネス・マシーンズ・コーポレイション デ―タ処理ネットワ―ク、ロックを獲得させる方法及び直列化装置
JPH04184556A (ja) * 1990-11-20 1992-07-01 Mitsubishi Electric Corp 多重処理システムおよび多重処理システムの同期制御方法
IE920032A1 (en) * 1991-01-11 1992-07-15 Marconi Gec Ltd Parallel processing apparatus
US5832253A (en) * 1993-12-06 1998-11-03 Cpu Technology, Inc. Multiprocessors system for selectively wire-oring a combination of signal lines and thereafter using one line to control the running or stalling of a selected processor
US5659689A (en) * 1994-03-01 1997-08-19 Intel Corporation Method and apparatus for transmitting information on a wired-or bus
US5944980A (en) * 1996-09-06 1999-08-31 Mitsubishi Gas Chemical Company Co., Inc. Method for producing isotropic pitch, activated carbon fibers and carbon materials for non-aqueous secondary battery anodes
US6925556B2 (en) * 2001-02-14 2005-08-02 Intel Corporation Method and system to determine the bootstrap processor from a plurality of operable processors
WO2007105257A1 (ja) * 2006-03-01 2007-09-20 Fujitsu Limited 同期制御システム

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3678467A (en) * 1970-10-20 1972-07-18 Bell Telephone Labor Inc Multiprocessor with cooperative program execution
SE347826B (de) * 1970-11-20 1972-08-14 Ericsson Telefon Ab L M
US3810119A (en) * 1971-05-04 1974-05-07 Us Navy Processor synchronization scheme
US3943494A (en) * 1974-06-26 1976-03-09 International Business Machines Corporation Distributed execution processor
US4369494A (en) * 1974-12-09 1983-01-18 Compagnie Honeywell Bull Apparatus and method for providing synchronization between processes and events occurring at different times in a data processing system
US4333144A (en) * 1980-02-05 1982-06-01 The Bendix Corporation Task communicator for multiple computer system
US4392196A (en) * 1980-08-11 1983-07-05 Harris Corporation Multi-processor time alignment control system
JPS5745758A (en) * 1980-09-03 1982-03-15 Hitachi Ltd Loop type data transmission controller
US4493053A (en) * 1982-12-10 1985-01-08 At&T Bell Laboratories Multi-device apparatus synchronized to the slowest device

Also Published As

Publication number Publication date
US4663708A (en) 1987-05-05
JPS6019274A (ja) 1985-01-31
EP0131658A1 (de) 1985-01-23
JPS6314387B2 (de) 1988-03-30
EP0131658B1 (de) 1987-10-28

Similar Documents

Publication Publication Date Title
DE3374238D1 (en) A synchronisation mechanism for a multiprocessing system
EP0135879B1 (de) Interface-Schaltung und Verfahren zum Verbinden einer Speichersteuereinrichtung mit einem synchronen oder asynchronen Bussystem
JPS56140459A (en) Data processing system
JPS564854A (en) Control system for plural microprocessors
US4250547A (en) Information processing apparatus capable of effecting parallel processings by using a divided common bus
US3665398A (en) Input/output multiplex control system
EP0297931A3 (en) Bus adapter unit for digital data processing system
JPS5750037A (en) Data transfer system
JPS5680722A (en) Interprocessor control system
JPS55129850A (en) Duplex system for multidata processor
JPS5470742A (en) Data bus control system
JPS57207924A (en) Input and output interface device
JPS5750044A (en) Composite microcontroller system
JPS55140926A (en) Address controller of data processor
JPS54126436A (en) Additional processing unit connection system
JPS55150032A (en) Data transfer system
JPS55134434A (en) Decoding unit
JPS58166424A (ja) インタフエ−ス部タイミング制御方式
JPS5771035A (en) Input and output equipment for microcomputer
JPS5652431A (en) Bus request control system
GB1287204A (en) Interface circuits for a pcm time multiplex switching centre
JPS56111931A (en) Data transfer device
JPS54150939A (en) Bus control system
JPS5467344A (en) Selection system for processor
JPS5714923A (en) Clock switching control system

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee