DE3485527D1 - Datenverarbeitungssystembus mit fehlerzyklusbetrieb. - Google Patents
Datenverarbeitungssystembus mit fehlerzyklusbetrieb.Info
- Publication number
- DE3485527D1 DE3485527D1 DE8484400096T DE3485527T DE3485527D1 DE 3485527 D1 DE3485527 D1 DE 3485527D1 DE 8484400096 T DE8484400096 T DE 8484400096T DE 3485527 T DE3485527 T DE 3485527T DE 3485527 D1 DE3485527 D1 DE 3485527D1
- Authority
- DE
- Germany
- Prior art keywords
- input
- data processing
- processing system
- output
- system bus
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
- G06F11/0745—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment in an input/output transactions management context
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0793—Remedial or corrective actions
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4208—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus
- G06F13/4217—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus with synchronous protocol
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US06/461,838 US4543628A (en) | 1983-01-28 | 1983-01-28 | Bus for data processing system with fault cycle operation |
Publications (1)
Publication Number | Publication Date |
---|---|
DE3485527D1 true DE3485527D1 (de) | 1992-04-09 |
Family
ID=23834127
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE8484400096T Expired - Fee Related DE3485527D1 (de) | 1983-01-28 | 1984-01-17 | Datenverarbeitungssystembus mit fehlerzyklusbetrieb. |
Country Status (6)
Country | Link |
---|---|
US (1) | US4543628A (de) |
EP (1) | EP0115454B1 (de) |
JP (1) | JPS59188752A (de) |
AT (1) | ATE73241T1 (de) |
CA (1) | CA1209708A (de) |
DE (1) | DE3485527D1 (de) |
Families Citing this family (46)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB8430004D0 (en) * | 1984-11-28 | 1985-01-09 | Plessey Co Plc | Microprocessor interface device |
US4635254A (en) * | 1984-12-13 | 1987-01-06 | United Technologies Corporation | Coherent interface with wraparound receive memory |
DE3508048A1 (de) * | 1985-03-07 | 1986-09-11 | Standard Elektrik Lorenz Ag, 7000 Stuttgart | Schnittstelleneinrichtung |
US5274797A (en) * | 1986-05-30 | 1993-12-28 | Bull Hn Information Systems Inc. | Multiprocessor system with centralized initialization, testing and monitoring of the system and providing centralized timing |
US4914576A (en) * | 1986-12-18 | 1990-04-03 | Bull Hn Information Systems Inc. | Apparatus and method of loading a control store memory of a central subsystem |
US4851991A (en) * | 1987-02-24 | 1989-07-25 | Digital Equipment Corporation | Central processor unit for digital data processing system including write buffer management mechanism |
US4949239A (en) * | 1987-05-01 | 1990-08-14 | Digital Equipment Corporation | System for implementing multiple lock indicators on synchronous pended bus in multiprocessor computer system |
US4941083A (en) * | 1987-05-01 | 1990-07-10 | Digital Equipment Corporation | Method and apparatus for initiating interlock read transactions on a multiprocessor computer system |
US4937733A (en) * | 1987-05-01 | 1990-06-26 | Digital Equipment Corporation | Method and apparatus for assuring adequate access to system resources by processors in a multiprocessor computer system |
US4858116A (en) * | 1987-05-01 | 1989-08-15 | Digital Equipment Corporation | Method and apparatus for managing multiple lock indicators in a multiprocessor computer system |
US5341510A (en) * | 1987-05-01 | 1994-08-23 | Digital Equipment Corporation | Commander node method and apparatus for assuring adequate access to system resources in a multiprocessor |
DE3884606T2 (de) * | 1987-05-01 | 1994-03-17 | Digital Equipment Corp | Steuerungsknotenverfahren und -anordnung zur sicherung eines angepassten zugriffs zu betriebsmitteln in einem multiprozessordatenverarbeitungssystem. |
US4845663A (en) * | 1987-09-03 | 1989-07-04 | Minnesota Mining And Manufacturing Company | Image processor with free flow pipeline bus |
US4903264A (en) * | 1988-04-18 | 1990-02-20 | Motorola, Inc. | Method and apparatus for handling out of order exceptions in a pipelined data unit |
FR2638260B1 (fr) * | 1988-10-26 | 1994-04-29 | Onera (Off Nat Aerospatiale) | Dispositifs de commutation et reseaux de communication de donnees pour systemes multiprocesseurs |
US5146564A (en) * | 1989-02-03 | 1992-09-08 | Digital Equipment Corporation | Interface between a system control unit and a service processing unit of a digital computer |
US5043874A (en) * | 1989-02-03 | 1991-08-27 | Digital Equipment Corporation | Memory configuration for use with means for interfacing a system control unit for a multi-processor system with the system main memory |
US4965793A (en) * | 1989-02-03 | 1990-10-23 | Digital Equipment Corporation | Method and apparatus for interfacing a system control unit for a multi-processor |
US5261105A (en) * | 1990-05-04 | 1993-11-09 | Thinking Machines Corporation | System for transferring blocks of data among diverse units having cycle identifier signals to identify different phase of data transfer operations |
US5517626A (en) * | 1990-05-07 | 1996-05-14 | S3, Incorporated | Open high speed bus for microcomputer system |
US5210867A (en) * | 1990-10-05 | 1993-05-11 | Bull Hn Information Systems Inc. | Method and apparatus for memory retry |
JP3411300B2 (ja) * | 1992-02-18 | 2003-05-26 | 株式会社日立製作所 | 情報処理装置 |
US5629950A (en) * | 1992-04-24 | 1997-05-13 | Digital Equipment Corporation | Fault management scheme for a cache memory |
US5263139A (en) * | 1992-05-19 | 1993-11-16 | Sun Microsystems, Inc. | Multiple bus architecture for flexible communication among processor modules and memory subsystems and specialized subsystems |
US5490149A (en) * | 1993-12-28 | 1996-02-06 | International Business Machines Corporation | Tactical read error recovery strategy based on dynamic feedback |
US5630056A (en) * | 1994-09-20 | 1997-05-13 | Stratus Computer, Inc. | Digital data processing methods and apparatus for fault detection and fault tolerance |
US5592612A (en) * | 1995-04-28 | 1997-01-07 | Birk; Yitzhak | Method and apparatus for supplying data streams |
FR2773934B1 (fr) | 1998-01-16 | 2000-08-25 | Sgs Thomson Microelectronics | Procede de communication avec acquittement de reception ameliore |
US6424999B1 (en) * | 1999-03-11 | 2002-07-23 | Emc Corporation | System and method for restoring previously backed-up data in a mass storage subsystem |
US6691257B1 (en) | 2000-04-13 | 2004-02-10 | Stratus Technologies Bermuda Ltd. | Fault-tolerant maintenance bus protocol and method for using the same |
US6735715B1 (en) | 2000-04-13 | 2004-05-11 | Stratus Technologies Bermuda Ltd. | System and method for operating a SCSI bus with redundant SCSI adaptors |
US6708283B1 (en) | 2000-04-13 | 2004-03-16 | Stratus Technologies, Bermuda Ltd. | System and method for operating a system with redundant peripheral bus controllers |
US6820213B1 (en) | 2000-04-13 | 2004-11-16 | Stratus Technologies Bermuda, Ltd. | Fault-tolerant computer system with voter delay buffer |
US6633996B1 (en) | 2000-04-13 | 2003-10-14 | Stratus Technologies Bermuda Ltd. | Fault-tolerant maintenance bus architecture |
US6687851B1 (en) | 2000-04-13 | 2004-02-03 | Stratus Technologies Bermuda Ltd. | Method and system for upgrading fault-tolerant systems |
US6948010B2 (en) | 2000-12-20 | 2005-09-20 | Stratus Technologies Bermuda Ltd. | Method and apparatus for efficiently moving portions of a memory block |
US6766479B2 (en) | 2001-02-28 | 2004-07-20 | Stratus Technologies Bermuda, Ltd. | Apparatus and methods for identifying bus protocol violations |
US7065672B2 (en) | 2001-03-28 | 2006-06-20 | Stratus Technologies Bermuda Ltd. | Apparatus and methods for fault-tolerant computing using a switching fabric |
US6996750B2 (en) | 2001-05-31 | 2006-02-07 | Stratus Technologies Bermuda Ltd. | Methods and apparatus for computer bus error termination |
US9459960B2 (en) * | 2005-06-03 | 2016-10-04 | Rambus Inc. | Controller device for use with electrically erasable programmable memory chip with error detection and retry modes of operation |
US7831882B2 (en) * | 2005-06-03 | 2010-11-09 | Rambus Inc. | Memory system with error detection and retry modes of operation |
US7562285B2 (en) | 2006-01-11 | 2009-07-14 | Rambus Inc. | Unidirectional error code transfer for a bidirectional data link |
US20070271495A1 (en) * | 2006-05-18 | 2007-11-22 | Ian Shaeffer | System to detect and identify errors in control information, read data and/or write data |
US8352805B2 (en) | 2006-05-18 | 2013-01-08 | Rambus Inc. | Memory error detection |
WO2019190866A1 (en) | 2018-03-26 | 2019-10-03 | Rambus Inc. | Command/address channel error detection |
US11144385B2 (en) * | 2018-08-21 | 2021-10-12 | Micron Technology, Inc. | Transmission failure feedback schemes for reducing crosstalk |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3824547A (en) * | 1972-11-29 | 1974-07-16 | Sigma Syst Inc | Communications system with error detection and retransmission |
US3932841A (en) * | 1973-10-26 | 1976-01-13 | Raytheon Company | Bus controller for digital computer system |
US3956589A (en) * | 1973-11-26 | 1976-05-11 | Paradyne Corporation | Data telecommunication system |
IT1046598B (it) * | 1974-05-16 | 1980-07-31 | Honeywell Inf Systems | Interfaccia di connessione di apparecchiature periferiche a un calcolatore provvista di meccanismi di segnalazione e di distinzione tradiversi tipi di errore |
US3997896A (en) * | 1975-06-30 | 1976-12-14 | Honeywell Information Systems, Inc. | Data processing system providing split bus cycle operation |
JPS5333520A (en) * | 1976-08-20 | 1978-03-29 | Toshiba Corp | Signal transmission unit |
US4232366A (en) * | 1978-10-25 | 1980-11-04 | Digital Equipment Corporation | Bus for a data processing system with overlapped sequences |
US4304001A (en) * | 1980-01-24 | 1981-12-01 | Forney Engineering Company | Industrial control system with interconnected remotely located computer control units |
US4348722A (en) * | 1980-04-03 | 1982-09-07 | Motorola, Inc. | Bus error recognition for microprogrammed data processor |
-
1983
- 1983-01-28 US US06/461,838 patent/US4543628A/en not_active Expired - Lifetime
-
1984
- 1984-01-17 AT AT84400096T patent/ATE73241T1/de not_active IP Right Cessation
- 1984-01-17 DE DE8484400096T patent/DE3485527D1/de not_active Expired - Fee Related
- 1984-01-17 EP EP84400096A patent/EP0115454B1/de not_active Expired - Lifetime
- 1984-01-23 CA CA000445834A patent/CA1209708A/en not_active Expired
- 1984-01-27 JP JP59013183A patent/JPS59188752A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
CA1209708A (en) | 1986-08-12 |
US4543628A (en) | 1985-09-24 |
JPH0347537B2 (de) | 1991-07-19 |
EP0115454A3 (en) | 1988-01-27 |
EP0115454B1 (de) | 1992-03-04 |
ATE73241T1 (de) | 1992-03-15 |
EP0115454A2 (de) | 1984-08-08 |
JPS59188752A (ja) | 1984-10-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3485527D1 (de) | Datenverarbeitungssystembus mit fehlerzyklusbetrieb. | |
ES458224A1 (es) | Una unidad de control de dispositivo periferico con circui- tos logicos mejorados de acoplamiento de entrada-salida parauso en un sistema de tratamiento de datos. | |
ES421839A1 (es) | Un sistema de tratamiento de datos. | |
DE3884103D1 (de) | Zentraleinheit für digitales datenverarbeitungssystem, mit schreibpufferverwaltungsmechnismus. | |
EP0049159A3 (de) | Schnittstelle für Sammelschiene in einer Datenübertragungssteuerung | |
SE9403533L (sv) | System och förfarande för behandling av signaldata samt kommunikationssystem omfattande ett signaldatabehandlingssystem | |
DE3375611D1 (en) | Bus interface device for a data processing system | |
JPS6488670A (en) | Bus adaptor unit for digital data processing system | |
JPS55108027A (en) | Processor system | |
EP0201088A3 (de) | Parallelrechner | |
JPS57197629A (en) | Data transferring system | |
DE3069538D1 (en) | Microprocessor interface control apparatus | |
JPS578829A (en) | Input and output controller | |
FR2449928A1 (fr) | Systeme de traitement de donnees | |
JPS5746374A (en) | Address conversion pair control system | |
JPS56169298A (en) | Memory backup system | |
JPS56118164A (en) | Processor of video information | |
JPS57117035A (en) | Data transfer device of asynchronous device | |
FR2445991A1 (fr) | Unite pour interconnecter plusieurs systemes de traitement de donnees | |
DE69508295D1 (de) | Digitale Verarbeitungsschaltung mit Prüfregistern | |
JPS56149626A (en) | Channel device | |
JPS53103332A (en) | Input/output control system for information processor | |
JPS54133042A (en) | Direct memory access system in multi processor | |
JPS55118292A (en) | Data processing system | |
JPS5333025A (en) | Data transfer system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8339 | Ceased/non-payment of the annual fee |