DE3788502D1 - Verfahren zur zuweisung einer leiterplattensteckplatznummer. - Google Patents

Verfahren zur zuweisung einer leiterplattensteckplatznummer.

Info

Publication number
DE3788502D1
DE3788502D1 DE87902717T DE3788502T DE3788502D1 DE 3788502 D1 DE3788502 D1 DE 3788502D1 DE 87902717 T DE87902717 T DE 87902717T DE 3788502 T DE3788502 T DE 3788502T DE 3788502 D1 DE3788502 D1 DE 3788502D1
Authority
DE
Germany
Prior art keywords
assigning
slot number
board slot
board
slot
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE87902717T
Other languages
English (en)
Other versions
DE3788502T2 (de
Inventor
Mikio Yonekura
Jiro Kinoshita
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fanuc Corp
Original Assignee
Fanuc Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fanuc Corp filed Critical Fanuc Corp
Application granted granted Critical
Publication of DE3788502D1 publication Critical patent/DE3788502D1/de
Publication of DE3788502T2 publication Critical patent/DE3788502T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0646—Configuration or reconfiguration
    • G06F12/0653—Configuration or reconfiguration with centralised address assignment
    • G06F12/0661—Configuration or reconfiguration with centralised address assignment and decentralised selection
DE87902717T 1986-04-18 1987-04-10 Verfahren zur zuweisung einer leiterplattensteckplatznummer. Expired - Fee Related DE3788502T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP61089641A JPS62245461A (ja) 1986-04-18 1986-04-18 ボ−ドスロツト番号の割当方法
PCT/JP1987/000226 WO1987006369A1 (en) 1986-04-18 1987-04-10 Method of assigning a board slot number

Publications (2)

Publication Number Publication Date
DE3788502D1 true DE3788502D1 (de) 1994-01-27
DE3788502T2 DE3788502T2 (de) 1994-04-07

Family

ID=13976399

Family Applications (1)

Application Number Title Priority Date Filing Date
DE87902717T Expired - Fee Related DE3788502T2 (de) 1986-04-18 1987-04-10 Verfahren zur zuweisung einer leiterplattensteckplatznummer.

Country Status (5)

Country Link
US (1) US4992976A (de)
EP (1) EP0266428B1 (de)
JP (1) JPS62245461A (de)
DE (1) DE3788502T2 (de)
WO (1) WO1987006369A1 (de)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01237785A (ja) * 1988-03-18 1989-09-22 Canon Inc 電子機器
US5257387A (en) * 1988-09-09 1993-10-26 Compaq Computer Corporation Computer implemented method and apparatus for dynamic and automatic configuration of a computer system and circuit boards including computer resource allocation conflict resolution
JP2644554B2 (ja) * 1988-11-15 1997-08-25 株式会社日立製作所 情報処理システム
JPH02139611A (ja) * 1988-11-19 1990-05-29 Nec Corp 筐体内に於ける実装位置検出方式
US5214767A (en) * 1989-02-07 1993-05-25 Compaq Computer Corp. Full address and odd boundary direct memory access controller which determines address size by counting the input address bytes
AU645337B2 (en) * 1990-06-07 1994-01-13 Lg Electronics Inc. Method and apparatus for managing page zero memory accesses in a multi processor system
US5446897A (en) * 1990-08-31 1995-08-29 International Business Machines Corporation Automated address discovery method and apparatus for local area networks
US5367640A (en) * 1991-04-30 1994-11-22 Hewlett-Packard Company System for configuring an input/output board in a computer
US5274771A (en) * 1991-04-30 1993-12-28 Hewlett-Packard Company System for configuring an input/output board in a computer
US5455959A (en) * 1992-03-02 1995-10-03 Alcatel Network Systems, Inc. System for collecting from masters information independently collected from associated slaves in shelves of a telecommunications terminal
US5388224A (en) * 1992-04-24 1995-02-07 Digital Equipment Corporation Processor identification mechanism for a multiprocessor system
JPH06342398A (ja) * 1993-06-01 1994-12-13 Fuoratsukusu:Kk 入出力用メモリ空間の割り付け方法及びその装置
US5682548A (en) * 1993-08-12 1997-10-28 Databook, Incorporated Interface component for coupling main bus of computer system to peripheral ports having windows each includes bit specifying whether operations are quiet or not quiet
EP1083473A3 (de) * 1994-03-24 2006-02-01 Ncr International Inc. Betriebsmittelverwaltung in Rechnernetzen
JP3663846B2 (ja) * 1997-08-26 2005-06-22 松下電工株式会社 ベースボード及びそれに装着される電源ユニット並びにｃｐｕユニット
JP4732823B2 (ja) * 2005-07-26 2011-07-27 株式会社日立産機システム モジュール間通信装置
US8762592B2 (en) * 2006-08-30 2014-06-24 Dell Products L.P. System and method for automatic module selection

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4025903A (en) * 1973-09-10 1977-05-24 Computer Automation, Inc. Automatic modular memory address allocation system
JPS5416185A (en) * 1977-07-07 1979-02-06 Toshiba Corp Semiconductor device
JPS54161854A (en) * 1978-06-13 1979-12-21 Sanyo Electric Co Ltd Input/output control system for information processor
JPS5720192A (en) * 1980-07-07 1982-02-02 Diesel Kiki Co Ltd Controller for revolution number of dc motor
JPS57201925A (en) * 1981-06-05 1982-12-10 Nec Corp Input/output port selecting device
US4468729A (en) * 1981-06-29 1984-08-28 Sperry Corporation Automatic memory module address assignment system for available memory modules
JPS5822232A (ja) * 1981-08-03 1983-02-09 Daido Steel Co Ltd 浮遊式搬送装置
US4489414A (en) * 1981-10-28 1984-12-18 Hal Computers Limited Computer peripheral testing equipment
IT1142074B (it) * 1981-11-24 1986-10-08 Honeywell Inf Systems Sistema di elaborazione dati con allocazione automatica dell'indirizzo in una memoria modulare
US4562535A (en) * 1982-04-05 1985-12-31 Texas Instruments Incorporated Self-configuring digital processor system with global system
JPS58222325A (ja) * 1982-06-18 1983-12-24 Nec Corp 入出力ポ−ト選択方式
JPS5914493A (ja) * 1982-07-12 1984-01-25 オ−バル機器工業株式会社 アクチユエータの安全装置
US4484273A (en) * 1982-09-03 1984-11-20 Sequoia Systems, Inc. Modular computer system
JPS59144931A (ja) * 1983-02-07 1984-08-20 Advantest Corp 情報処理装置
US4545010A (en) * 1983-03-31 1985-10-01 Honeywell Information Systems Inc. Memory identification apparatus and method
US4635192A (en) * 1983-12-06 1987-01-06 Tri Sigma Corporation Self configuring bus structure for computer network
US4622633A (en) * 1983-12-06 1986-11-11 Tri Sigma Corporation Object building method for self configuring computer network
US4660141A (en) * 1983-12-06 1987-04-21 Tri Sigma Corporation Self configuring computer network with automatic bus exchange of module identification numbers and processor assigned module numbers
DE3347357A1 (de) * 1983-12-28 1985-07-11 Siemens AG, 1000 Berlin und 8000 München Einrichtung zum vergeben von adressen an steckbare baugruppen
JPS6126158A (ja) * 1984-07-16 1986-02-05 Nec Corp 情報伝送装置

Also Published As

Publication number Publication date
DE3788502T2 (de) 1994-04-07
JPH0519183B2 (de) 1993-03-16
EP0266428A1 (de) 1988-05-11
JPS62245461A (ja) 1987-10-26
EP0266428A4 (de) 1990-03-08
EP0266428B1 (de) 1993-12-15
US4992976A (en) 1991-02-12
WO1987006369A1 (en) 1987-10-22

Similar Documents

Publication Publication Date Title
DE3575512D1 (de) Verfahren zur herstellung einer keramischen leiterplatte.
DE3483003D1 (de) Verfahren zur herstellung einer gedruckten leiterplatte.
ATA113483A (de) Verfahren zur herstellung einer mehrschichtigen ausweiskarte
DE3677750D1 (de) Verfahren zur herstellung einer nockenwelle.
DE3673359D1 (de) Verfahren zur herstellung von gedruckten schaltungsplatten.
DE3775211D1 (de) Verfahren zur eichung einer werkzeugmaschine.
DE3788502D1 (de) Verfahren zur zuweisung einer leiterplattensteckplatznummer.
DE3767589D1 (de) Verfahren zur kristallzucht von kti0p04 aus einer loesung.
DE3675601D1 (de) Verfahren zur vorbereitung einer festen base.
DE3769484D1 (de) Verfahren zur herstellung von gedruckten leiterplatten.
DE3855172D1 (de) Verfahren zur Bereitung einer Einlagerungsverbindung Bereitung einer Einlagerungsverbindung
DE3582143D1 (de) Verfahren zur herstellung einer halbleitervorrichtung.
DE3854390D1 (de) Verfahren zur eingabe einer werkstückkontur.
DE3779802D1 (de) Verfahren zur herstellung einer halbleiteranordnung.
DE3688193T2 (de) Verfahren zur bildung einer komposit-gekruemmten oberflaeche.
DE68900705D1 (de) Verfahren zur mikroverkapselung einer platingruppenmetallverbindung.
DE316886T1 (de) Verfahren zur herstellung einer gedruckten schaltungsplatte.
DE3580350D1 (de) Verfahren zur herstellung einer frukto-oligosaccharose.
DE3785153D1 (de) Verfahren zur rueckbildung einer befehlsstellung.
DE3578263D1 (de) Verfahren zur herstellung einer halbleiteranordnung.
DE69002417T2 (de) Verfahren zur stabilisierung einer lockeren bodenfläche.
DE3783799T2 (de) Verfahren zur herstellung einer halbleiteranordnung.
DE3670283D1 (de) Verfahren zur herstellung von -g(a)-hydroxycarbonylverbindungen.
DE68912053D1 (de) Verfahren zur objektzuordnung.
DE3672871D1 (de) Verfahren zur fertigung einer schichtplatte.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee