US5038274A
(en)
*
|
1987-11-23 |
1991-08-06 |
Digital Equipment Corporation |
Interrupt servicing and command acknowledgement system using distributed arbitration apparatus and shared bus
|
US5237696A
(en)
*
|
1988-04-13 |
1993-08-17 |
Rockwell International Corporation |
Method and apparatus for self-timed digital data transfer and bus arbitration
|
US5218703A
(en)
*
|
1988-07-07 |
1993-06-08 |
Siemens Aktiengesellschaft |
Circuit configuration and method for priority selection of interrupts for a microprocessor
|
US5210871A
(en)
*
|
1988-07-15 |
1993-05-11 |
The Charles Stark Draper Labroatory, Inc. |
Interprocessor communication for a fault-tolerant, mixed redundancy distributed information processing system
|
JPH0282343A
(ja)
*
|
1988-09-20 |
1990-03-22 |
Hitachi Ltd |
マルチプロセッサシステムの割込処理方式
|
US5274774A
(en)
*
|
1989-01-31 |
1993-12-28 |
Wisconsin Alumni Research Foundation |
First-come first-serve arbitration protocol
|
US5155854A
(en)
*
|
1989-02-03 |
1992-10-13 |
Digital Equipment Corporation |
System for arbitrating communication requests using multi-pass control unit based on availability of system resources
|
US5313620A
(en)
*
|
1989-04-06 |
1994-05-17 |
Bell Communications Research, Inc. |
Selective receiver for each processor in a multiple processor system
|
US5151994A
(en)
*
|
1989-11-13 |
1992-09-29 |
Hewlett Packard Company |
Distributed fair arbitration system using separate grant and request lines for providing access to data communication bus
|
US5506989A
(en)
*
|
1990-01-31 |
1996-04-09 |
Ibm Corporation |
Arbitration system limiting high priority successive grants
|
IL96808A
(en)
|
1990-04-18 |
1996-03-31 |
Rambus Inc |
Introductory / Origin Circuit Agreed Using High-Performance Brokerage
|
US6751696B2
(en)
|
1990-04-18 |
2004-06-15 |
Rambus Inc. |
Memory device having a programmable register
|
JP2511588B2
(ja)
*
|
1990-09-03 |
1996-06-26 |
インターナショナル・ビジネス・マシーンズ・コーポレイション |
デ―タ処理ネットワ―ク、ロックを獲得させる方法及び直列化装置
|
JP2855298B2
(ja)
*
|
1990-12-21 |
1999-02-10 |
インテル・コーポレーション |
割込み要求の仲裁方法およびマルチプロセッサシステム
|
US5261109A
(en)
*
|
1990-12-21 |
1993-11-09 |
Intel Corporation |
Distributed arbitration method and apparatus for a computer bus using arbitration groups
|
US5613128A
(en)
*
|
1990-12-21 |
1997-03-18 |
Intel Corporation |
Programmable multi-processor interrupt controller system with a processor integrated local interrupt controller
|
US5282272A
(en)
*
|
1990-12-21 |
1994-01-25 |
Intel Corporation |
Interrupt distribution scheme for a computer bus
|
JP2561759B2
(ja)
*
|
1991-03-29 |
1996-12-11 |
インターナショナル・ビジネス・マシーンズ・コーポレイション |
マルチプロセッサシステムおよびそのメッセージ送受信制御装置
|
US5546587A
(en)
*
|
1991-05-30 |
1996-08-13 |
Tandem Computers Incorporated |
Decentralized bus arbitration system which continues to assert bus request signal to preclude other from asserting bus request signal until information transfer on the bus has been completed
|
US5371863A
(en)
*
|
1991-05-30 |
1994-12-06 |
Tandem Computers Incorporated |
High speed processor bus extension
|
US5265223A
(en)
*
|
1991-08-07 |
1993-11-23 |
Hewlett-Packard Company |
Preservation of priority in computer bus arbitration
|
US5269005A
(en)
*
|
1991-09-17 |
1993-12-07 |
Ncr Corporation |
Method and apparatus for transferring data within a computer system
|
US5359715A
(en)
*
|
1991-09-16 |
1994-10-25 |
Ncr Corporation |
Architectures for computer systems having multiple processors, multiple system buses and multiple I/O buses interfaced via multiple ported interfaces
|
US5257385A
(en)
*
|
1991-12-30 |
1993-10-26 |
Apple Computer, Inc. |
Apparatus for providing priority arbitration in a computer system interconnect
|
US5640599A
(en)
*
|
1991-12-30 |
1997-06-17 |
Apple Computer, Inc. |
Interconnect system initiating data transfer over launch bus at source's clock speed and transfering data over data path at receiver's clock speed
|
US5848297A
(en)
*
|
1991-12-30 |
1998-12-08 |
Apple Computer, Inc. |
Control apparatus for maintaining order and accomplishing priority promotion in a computer interconnect
|
JPH05257851A
(ja)
*
|
1991-12-30 |
1993-10-08 |
Apple Computer Inc |
データの転送の順序を制御させる装置
|
US5410677A
(en)
*
|
1991-12-30 |
1995-04-25 |
Apple Computer, Inc. |
Apparatus for translating data formats starting at an arbitrary byte position
|
US5887196A
(en)
*
|
1991-12-30 |
1999-03-23 |
Apple Computer, Inc. |
System for receiving a control signal from a device for selecting its associated clock signal for controlling the transferring of information via a buffer
|
DE69229167T2
(de)
*
|
1992-03-27 |
1999-11-04 |
Alcatel Sa |
Anordnung zur Zugriffssteuerung
|
US5265212A
(en)
*
|
1992-04-01 |
1993-11-23 |
Digital Equipment Corporation |
Sharing of bus access among multiple state machines with minimal wait time and prioritization of like cycle types
|
US5301283A
(en)
*
|
1992-04-16 |
1994-04-05 |
Digital Equipment Corporation |
Dynamic arbitration for system bus control in multiprocessor data processing system
|
US5307466A
(en)
*
|
1992-04-30 |
1994-04-26 |
International Business Machines Corporation |
Distributed programmable priority arbitration
|
US5488693A
(en)
*
|
1992-06-24 |
1996-01-30 |
At&T Corp. |
Protocol with control bits and bytes for controlling the order of communications between a master processor and plural slave processors
|
US5313591A
(en)
*
|
1992-06-25 |
1994-05-17 |
Hewlett-Packard Company |
Computer bus arbitration for N processors requiring only N unidirectional signal leads
|
US5553310A
(en)
*
|
1992-10-02 |
1996-09-03 |
Compaq Computer Corporation |
Split transactions and pipelined arbitration of microprocessors in multiprocessing computer systems
|
US5553248A
(en)
*
|
1992-10-02 |
1996-09-03 |
Compaq Computer Corporation |
System for awarding the highest priority to a microprocessor releasing a system bus after aborting a locked cycle upon detecting a locked retry signal
|
US5535395A
(en)
*
|
1992-10-02 |
1996-07-09 |
Compaq Computer Corporation |
Prioritization of microprocessors in multiprocessor computer systems
|
US5463753A
(en)
*
|
1992-10-02 |
1995-10-31 |
Compaq Computer Corp. |
Method and apparatus for reducing non-snoop window of a cache controller by delaying host bus grant signal to the cache controller
|
US5353415A
(en)
*
|
1992-10-02 |
1994-10-04 |
Compaq Computer Corporation |
Method and apparatus for concurrency of bus operations
|
JPH06205313A
(ja)
*
|
1992-12-28 |
1994-07-22 |
Sony Corp |
Avシステム
|
JP2821345B2
(ja)
*
|
1993-09-29 |
1998-11-05 |
北海道日本電気ソフトウェア株式会社 |
非同期i/o制御方式
|
SG67906A1
(en)
*
|
1993-12-16 |
1999-10-19 |
Intel Corp |
Multiple programmable interrupt controllers in a multi-processor system
|
KR0155269B1
(ko)
*
|
1995-01-16 |
1998-11-16 |
김광호 |
버스 중재방법 및 그 장치
|
US5842025A
(en)
*
|
1996-08-27 |
1998-11-24 |
Mmc Networks, Inc. |
Arbitration methods and apparatus
|
US6131127A
(en)
*
|
1997-09-24 |
2000-10-10 |
Intel Corporation |
I/O transactions on a low pin count bus
|
US5991841A
(en)
*
|
1997-09-24 |
1999-11-23 |
Intel Corporation |
Memory transactions on a low pin count bus
|
US6119189A
(en)
*
|
1997-09-24 |
2000-09-12 |
Intel Corporation |
Bus master transactions on a low pin count bus
|
US6157970A
(en)
*
|
1997-09-24 |
2000-12-05 |
Intel Corporation |
Direct memory access system using time-multiplexing for transferring address, data, and control and a separate control line for serially transmitting encoded DMA channel number
|
US6026459A
(en)
*
|
1998-02-03 |
2000-02-15 |
Src Computers, Inc. |
System and method for dynamic priority conflict resolution in a multi-processor computer system having shared memory resources
|
US7010050B2
(en)
*
|
2001-08-30 |
2006-03-07 |
Yamar Electronics Ltd. |
Signaling over noisy channels
|
US7890686B2
(en)
*
|
2005-10-17 |
2011-02-15 |
Src Computers, Inc. |
Dynamic priority conflict resolution in a multi-processor computer system having shared resources
|
US8032678B2
(en)
*
|
2008-11-05 |
2011-10-04 |
Mediatek Inc. |
Shared resource arbitration
|
DE102011007437A1
(de)
*
|
2010-11-15 |
2012-05-16 |
Continental Teves Ag & Co. Ohg |
Verfahren und Schaltungsanrodnung zur Datenübertragung zwischen Prozessorbausteinen
|