DE3875909D1 - Programmierbare logische vorrichtung. - Google Patents

Programmierbare logische vorrichtung.

Info

Publication number: DE3875909D1
Authority: DE; Germany
Prior art keywords: logical device; programmable logical; programmable; logical
Prior art date: 1987-11-20
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.): Expired - Fee Related

Application number

DE8888310813T

Other languages

English (en)

Other versions

DE3875909T2 (de

Inventor

Hisaya C O Technical Keida

Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)

KAWASAKI STEEL MICROELECTRONICS, INC., CHIBA, JP

Original Assignee

Kawasaki Steel Corp

Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)

1987-11-20

Filing date

1988-11-16

Publication date

1992-12-17

1987-11-20 Priority claimed from JP62293721A external-priority patent/JPH01134622A/ja

1988-06-30 Priority claimed from JP63163389A external-priority patent/JPH0646707B2/ja

1988-11-16 Application filed by Kawasaki Steel Corp filed Critical Kawasaki Steel Corp

1992-12-17 Publication of DE3875909D1 publication Critical patent/DE3875909D1/de

1993-05-13 Application granted granted Critical

1993-05-13 Publication of DE3875909T2 publication Critical patent/DE3875909T2/de

2008-11-17 Anticipated expiration legal-status Critical

Status Expired - Fee Related legal-status Critical Current

Links

Classifications

- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
- H03K19/1778—Structural details for adapting physical parameters
- H03K19/17792—Structural details for adapting physical parameters for operating speed
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
- H03K19/17704—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
- H03K19/17724—Structural details of logic blocks
- H03K19/17728—Reconfigurable logic blocks, e.g. lookup tables

Landscapes

Physics & Mathematics (AREA)
Mathematical Physics (AREA)
Engineering & Computer Science (AREA)
Computer Hardware Design (AREA)
Computing Systems (AREA)
General Engineering & Computer Science (AREA)
Logic Circuits (AREA)

DE8888310813T 1987-11-20 1988-11-16 Programmierbare logische vorrichtung. Expired - Fee Related DE3875909T2 (de)

Applications Claiming Priority (2)

Application Number	Priority Date	Filing Date	Title
JP62293721A JPH01134622A (ja)	1987-11-20	1987-11-20	プログラマブル論理素子
JP63163389A JPH0646707B2 (ja)	1988-06-30	1988-06-30	プログラマブル論理素子

Publications (2)

Publication Number	Publication Date
DE3875909D1 true DE3875909D1 (de)	1992-12-17
DE3875909T2 DE3875909T2 (de)	1993-05-13

Family

ID=26488839

Family Applications (1)

Application Number	Title	Priority Date	Filing Date
DE8888310813T Expired - Fee Related DE3875909T2 (de)	1987-11-20	1988-11-16	Programmierbare logische vorrichtung.

Country Status (5)

Country	Link
US (1)	US4963770A (de)
EP (1)	EP0317287B1 (de)
KR (1)	KR950000358B1 (de)
CA (1)	CA1309471C (de)
DE (1)	DE3875909T2 (de)

Families Citing this family (61)

* Cited by examiner, † Cited by third party
Publication number	Priority date	Publication date	Assignee	Title
US5367208A (en)	1986-09-19	1994-11-22	Actel Corporation	Reconfigurable programmable interconnect architecture
US5451887A (en) *	1986-09-19	1995-09-19	Actel Corporation	Programmable logic module and architecture for field programmable gate array device
US5477165A (en) *	1986-09-19	1995-12-19	Actel Corporation	Programmable logic module and architecture for field programmable gate array device
US4847612A (en) *	1988-01-13	1989-07-11	Plug Logic, Inc.	Programmable logic device
US5198705A (en) *	1990-05-11	1993-03-30	Actel Corporation	Logic module with configurable combinational and sequential blocks
JP2544020B2 (ja) *	1990-11-19	1996-10-16	川崎製鉄株式会社	プログラマブル論理素子
US5122685A (en) *	1991-03-06	1992-06-16	Quicklogic Corporation	Programmable application specific integrated circuit and logic cell therefor
US5220213A (en) *	1991-03-06	1993-06-15	Quicklogic Corporation	Programmable application specific integrated circuit and logic cell therefor
US5416367A (en) *	1991-03-06	1995-05-16	Quicklogic Corporation	Programmable application specific integrated circuit and logic cell therefor
EP0512536B1 (de) *	1991-05-10	1998-09-30	Kabushiki Kaisha Toshiba	Programmierbare logische Einheit
US5260610A (en) *	1991-09-03	1993-11-09	Altera Corporation	Programmable logic element interconnections for programmable logic array integrated circuits
US5436575A (en) *	1991-09-03	1995-07-25	Altera Corporation	Programmable logic array integrated circuits
US20020130681A1 (en) *	1991-09-03	2002-09-19	Cliff Richard G.	Programmable logic array integrated circuits
US5883850A (en) *	1991-09-03	1999-03-16	Altera Corporation	Programmable logic array integrated circuits
US6759870B2 (en)	1991-09-03	2004-07-06	Altera Corporation	Programmable logic array integrated circuits
US5550782A (en) *	1991-09-03	1996-08-27	Altera Corporation	Programmable logic array integrated circuits
US5294846A (en) *	1992-08-17	1994-03-15	Paivinen John O	Method and apparatus for programming anti-fuse devices
US5357153A (en) *	1993-01-28	1994-10-18	Xilinx, Inc.	Macrocell with product-term cascade and improved flip flop utilization
US5483178A (en) *	1993-03-29	1996-01-09	Altera Corporation	Programmable logic device with logic block outputs coupled to adjacent logic block output multiplexers
US5399922A (en) *	1993-07-02	1995-03-21	Altera Corporation	Macrocell comprised of two look-up tables and two flip-flops
US5457410A (en) *	1993-08-03	1995-10-10	Btr, Inc.	Architecture and interconnect scheme for programmable logic circuits
US5315178A (en) *	1993-08-27	1994-05-24	Hewlett-Packard Company	IC which can be used as a programmable logic cell array or as a register file
US5424655A (en) *	1994-05-20	1995-06-13	Quicklogic Corporation	Programmable application specific integrated circuit employing antifuses and methods therefor
US5495181A (en) *	1994-12-01	1996-02-27	Quicklogic Corporation	Integrated circuit facilitating simultaneous programming of multiple antifuses
US5552720A (en) *	1994-12-01	1996-09-03	Quicklogic Corporation	Method for simultaneous programming of multiple antifuses
US5537057A (en) *	1995-02-14	1996-07-16	Altera Corporation	Programmable logic array device with grouped logic regions and three types of conductors
US6049223A (en) *	1995-03-22	2000-04-11	Altera Corporation	Programmable logic array integrated circuit with general-purpose memory configurable as a random access or FIFO memory
US5543731A (en) *	1995-03-31	1996-08-06	International Business Machines Corporation	Dynamic and preset static multiplexer in front of latch circuit for use in static circuits
US5646546A (en) *	1995-06-02	1997-07-08	International Business Machines Corporation	Programmable logic cell having configurable gates and multiplexers
US5652529A (en) *	1995-06-02	1997-07-29	International Business Machines Corporation	Programmable array clock/reset resource
US5631576A (en) *	1995-09-01	1997-05-20	Altera Corporation	Programmable logic array integrated circuit devices with flexible carry chains
US5648732A (en) *	1995-10-04	1997-07-15	Xilinx, Inc.	Field programmable pipeline array
US5848285A (en) *	1995-12-26	1998-12-08	Cypress Semiconductor Corporation	Macrocell having a dual purpose input register for use in a logic device
US5760719A (en) *	1995-12-29	1998-06-02	Cypress Semiconductor Corp.	Programmable I/O cell with data conversion capability
US5811989A (en) *	1995-12-29	1998-09-22	Cypress Semiconductor Corp.	Programmable I/O cell with data conversion capability
US5869982A (en) *	1995-12-29	1999-02-09	Cypress Semiconductor Corp.	Programmable I/O cell with data conversion capability
US5917337A (en) *	1995-12-29	1999-06-29	Cypress Semiconductor Corp.	Programmable I/O cell with data conversion capability
US5786710A (en) *	1995-12-29	1998-07-28	Cypress Semiconductor Corp.	Programmable I/O cell with data conversion capability
US5744980A (en) *	1996-02-16	1998-04-28	Actel Corporation	Flexible, high-performance static RAM architecture for field-programmable gate arrays
US5977791A (en)	1996-04-15	1999-11-02	Altera Corporation	Embedded memory block with FIFO mode for programmable logic device
US5715197A (en)	1996-07-29	1998-02-03	Xilinx, Inc.	Multiport RAM with programmable data port configuration
US6034547A (en) *	1996-09-04	2000-03-07	Advantage Logic, Inc.	Method and apparatus for universal program controlled bus
US6624658B2 (en) *	1999-02-04	2003-09-23	Advantage Logic, Inc.	Method and apparatus for universal program controlled bus architecture
US5936426A (en) *	1997-02-03	1999-08-10	Actel Corporation	Logic function module for field programmable array
US6011744A (en) *	1997-07-16	2000-01-04	Altera Corporation	Programmable logic device with multi-port memory
US6034857A (en)	1997-07-16	2000-03-07	Altera Corporation	Input/output buffer with overcurrent protection circuit
US6020760A (en) *	1997-07-16	2000-02-01	Altera Corporation	I/O buffer circuit with pin multiplexing
US6037801A (en) *	1997-10-27	2000-03-14	Intel Corporation	Method and apparatus for clocking a sequential logic circuit
US6467017B1 (en)	1998-06-23	2002-10-15	Altera Corporation	Programmable logic device having embedded dual-port random access memory configurable as single-port memory
US6262933B1 (en)	1999-01-29	2001-07-17	Altera Corporation	High speed programmable address decoder
JP2002538562A (ja)	1999-03-04	2002-11-12	アルテラ・コーポレーション	桁上げ選択加算付プログラマブルロジックデバイス
US6323680B1 (en)	1999-03-04	2001-11-27	Altera Corporation	Programmable logic device configured to accommodate multiplication
GB2351824B (en)	1999-07-02	2004-03-31	Altera Corp	Embedded memory blocks for programmable logic
US6720796B1 (en)	2001-05-06	2004-04-13	Altera Corporation	Multiple size memories in a programmable logic device
US7154299B2 (en) *	2002-04-05	2006-12-26	Stmicroelectronics Pvt. Ltd.	Architecture for programmable logic device
US7111110B1 (en)	2002-12-10	2006-09-19	Altera Corporation	Versatile RAM for programmable logic device
US7255437B2 (en) *	2003-10-09	2007-08-14	Howell Thomas A	Eyeglasses with activity monitoring
US7796464B1 (en)	2003-06-27	2010-09-14	Cypress Semiconductor Corporation	Synchronous memory with a shadow-cycle counter
DE102005023118B3 (de)	2005-05-19	2006-12-21	Infineon Technologies Ag	Schaltungsanordnung zum Zuführen von Konfigurationsdaten in FPGA-Einrichtungen
US7893772B1 (en)	2007-12-03	2011-02-22	Cypress Semiconductor Corporation	System and method of loading a programmable counter
US7804325B1 (en) *	2008-04-22	2010-09-28	Altera Corporation	Dedicated function block interfacing with general purpose function blocks on integrated circuits

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number	Priority date	Publication date	Assignee	Title
JPS60135330A (ja) *	1983-12-22	1985-07-18	Aisin Seiki Co Ltd	ステアリングホイ−ル把持検出装置
US4642487A (en) *	1984-09-26	1987-02-10	Xilinx, Inc.	Special interconnect for configurable logic array
US4706216A (en) *	1985-02-27	1987-11-10	Xilinx, Inc.	Configurable logic element
US4758746A (en) *	1985-08-12	1988-07-19	Monolithic Memories, Inc.	Programmable logic array with added array of gates and added output routing flexibility
US4763020B1 (en) *	1985-09-06	1997-07-08	Ricoh Kk	Programmable logic device having plural programmable function cells
US4758745B1 (en) *	1986-09-19	1994-11-15	Actel Corp	User programmable integrated circuit interconnect architecture and test method
US4786904A (en) *	1986-12-15	1988-11-22	Zoran Corporation	Electronically programmable gate array having programmable interconnect lines

1988
- 1988-11-16 EP EP88310813A patent/EP0317287B1/de not_active Expired - Lifetime
- 1988-11-16 DE DE8888310813T patent/DE3875909T2/de not_active Expired - Fee Related
- 1988-11-18 CA CA000583487A patent/CA1309471C/en not_active Expired - Fee Related
- 1988-11-19 KR KR1019880015246A patent/KR950000358B1/ko not_active IP Right Cessation
1990
- 1990-01-24 US US07/469,728 patent/US4963770A/en not_active Expired - Lifetime

Also Published As

Publication number	Publication date
KR890009092A (ko)	1989-07-15
KR950000358B1 (ko)	1995-01-13
EP0317287A2 (de)	1989-05-24
EP0317287A3 (en)	1990-02-07
DE3875909T2 (de)	1993-05-13
CA1309471C (en)	1992-10-27
EP0317287B1 (de)	1992-11-11
US4963770A (en)	1990-10-16

Legal Events

Date	Code	Title	Description
1993-12-09	8364	No opposition during term of opposition
2002-07-25	8327	Change in the person/name/address of the patent owner	Owner name: KAWASAKI STEEL MICROELECTRONICS, INC., CHIBA, JP
2004-09-23	8339	Ceased/non-payment of the annual fee

Publication	Publication Date	Title
DE3875909T2 (de)	1993-05-13	Programmierbare logische vorrichtung.
DE3854361T2 (de)	1996-02-08	Programmierbare Protokollvorrichtung.
DE68915368T2 (de)	1994-11-03	Elektrochrome Vorrichtung.
DE3751084D1 (de)	1995-03-30	Im system programmierbare logische vorrichtung.
DE3886487D1 (de)	1994-02-03	Programmierbare logische Vorrichtung.
DE3885629D1 (de)	1993-12-23	Sortiereinrichtung.
DE3878593T2 (de)	1993-06-09	Filtereinrichtung.
DE69031648T2 (de)	1998-03-19	Programmierbare logische Vorrichtung
DE68921188D1 (de)	1995-03-23	Orthodontische Vorrichtung.
DE68910906T2 (de)	1994-03-17	Leuchtende Vorrichtung.
DE68920908D1 (de)	1995-03-16	Programmierbare Logik-Vorrichtung.
NO884364D0 (no)	1988-09-30	Hoeyfrekvens - varmeinnretning.
DE3889188D1 (de)	1994-05-26	Programmierbares logisches Feld.
DE3884062T2 (de)	1994-01-20	Programmierbare logische Einrichtung.
DE58901599D1 (de)	1992-07-09	Vorrichtung zur zuendereinstellung.
DE3878376T2 (de)	1993-07-29	Programmierbares muldex.
DE3878039D1 (de)	1993-03-18	Phosphoreszierende vorrichtung.
DE68906044D1 (de)	1993-05-27	Supraleitende logische vorrichtung.
DE69016237T2 (de)	1995-05-24	Stereoskopische Vorrichtung.
ATE85448T1 (de)	1993-02-15	Phosphoreszierende vorrichtung.
DE68923865T2 (de)	1995-12-21	Programmierbare logische Vorrichtung.
ES1010955Y (es)	1990-08-01	Chupete.
DE3874089T2 (de)	1993-01-14	Muenzbetaetigte vorrichtung.
DE3881354D1 (de)	1993-07-01	Sortiervorrichtung.
DE68913512T2 (de)	1994-06-09	Rotierende vorrichtung.