DE3883822T2 - Halbleiterspeichervorrichtung. - Google Patents

Halbleiterspeichervorrichtung.

Info

Publication number
DE3883822T2
DE3883822T2 DE88104656T DE3883822T DE3883822T2 DE 3883822 T2 DE3883822 T2 DE 3883822T2 DE 88104656 T DE88104656 T DE 88104656T DE 3883822 T DE3883822 T DE 3883822T DE 3883822 T2 DE3883822 T2 DE 3883822T2
Authority
DE
Germany
Prior art keywords
memory device
semiconductor memory
semiconductor
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE88104656T
Other languages
English (en)
Other versions
DE3883822D1 (de
Inventor
Haruki C O Patent Divisio Toda
Hiroshi C O Patent Divi Sahara
Shigeo C O Patent Divi Ohshima
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Publication of DE3883822D1 publication Critical patent/DE3883822D1/de
Application granted granted Critical
Publication of DE3883822T2 publication Critical patent/DE3883822T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/18—Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1006—Data managing, e.g. manipulating data before writing or reading out, data bus switches or control circuits therefor
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
    • G11C7/103—Read-write modes for single port memories, i.e. having either a random port or a serial port using serially addressed read-write data registers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/06—Address interface arrangements, e.g. address buffers
DE88104656T 1987-03-27 1988-03-23 Halbleiterspeichervorrichtung. Expired - Fee Related DE3883822T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62071617A JPH0612609B2 (ja) 1987-03-27 1987-03-27 半導体メモリ

Publications (2)

Publication Number Publication Date
DE3883822D1 DE3883822D1 (de) 1993-10-14
DE3883822T2 true DE3883822T2 (de) 1994-02-24

Family

ID=13465787

Family Applications (1)

Application Number Title Priority Date Filing Date
DE88104656T Expired - Fee Related DE3883822T2 (de) 1987-03-27 1988-03-23 Halbleiterspeichervorrichtung.

Country Status (5)

Country Link
US (1) US4862420A (de)
EP (1) EP0284985B1 (de)
JP (1) JPH0612609B2 (de)
KR (1) KR910009406B1 (de)
DE (1) DE3883822T2 (de)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6249481B1 (en) 1991-10-15 2001-06-19 Kabushiki Kaisha Toshiba Semiconductor memory device
JP2740063B2 (ja) * 1990-10-15 1998-04-15 株式会社東芝 半導体記憶装置
DE69126962D1 (de) * 1991-05-16 1997-09-04 Ibm Speicheranordnung
JP3776461B2 (ja) * 1991-08-30 2006-05-17 株式会社東芝 半導体集積回路装置およびチップ選別方法
EP0561370B1 (de) * 1992-03-19 1999-06-02 Kabushiki Kaisha Toshiba Taktsynchronisierter Halbleiterspeicheranordnung und Zugriffsverfahren
US6310821B1 (en) 1998-07-10 2001-10-30 Kabushiki Kaisha Toshiba Clock-synchronous semiconductor memory device and access method thereof
JP3090833B2 (ja) * 1993-12-28 2000-09-25 株式会社東芝 半導体記憶装置
KR0145852B1 (ko) * 1995-04-14 1998-11-02 김광호 반도체메모리소자의 어드레스버퍼
KR102366768B1 (ko) 2015-07-07 2022-02-22 엘지디스플레이 주식회사 액정 표시 장치

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3402398A (en) * 1964-08-31 1968-09-17 Bunker Ramo Plural content addressed memories with a common sensing circuit
US3691534A (en) * 1970-11-04 1972-09-12 Gen Instrument Corp Read only memory system having increased data rate with alternate data readout
US4072932A (en) * 1976-08-23 1978-02-07 Texas Instruments Incorporated Clock generator for semiconductor memory
JPS5998387A (ja) * 1982-11-26 1984-06-06 Nec Corp メモリ回路
JPS5998365A (ja) * 1982-11-27 1984-06-06 Shigeto Suzuki 複数同時アクセス型記憶装置
DE3319980A1 (de) * 1983-06-01 1984-12-06 Siemens AG, 1000 Berlin und 8000 München Integrierbares busorientiertes uebertragungssystem
JPH0787037B2 (ja) * 1984-03-02 1995-09-20 沖電気工業株式会社 半導体メモリ回路のデータ書込方法
US4685088A (en) * 1985-04-15 1987-08-04 International Business Machines Corporation High performance memory system utilizing pipelining techniques
JPS6211977A (ja) * 1985-07-10 1987-01-20 Toshiba Corp 画像メモリ

Also Published As

Publication number Publication date
JPH0612609B2 (ja) 1994-02-16
JPS63239667A (ja) 1988-10-05
KR910009406B1 (ko) 1991-11-15
KR880011795A (ko) 1988-10-31
EP0284985A2 (de) 1988-10-05
US4862420A (en) 1989-08-29
EP0284985B1 (de) 1993-09-08
EP0284985A3 (en) 1990-12-27
DE3883822D1 (de) 1993-10-14

Similar Documents

Publication Publication Date Title
DE3875767D1 (de) Halbleiter-festwertspeichereinrichtung.
NL191814C (nl) Halfgeleidergeheugeninrichting.
DE3887224D1 (de) Halbleiterspeicheranordnung.
DE3889097T2 (de) Halbleiterspeicheranordnung.
DE68923505T2 (de) Halbleiterspeicheranordnung.
DE3884022D1 (de) Halbleiterspeicheranordnung.
DE68918367T2 (de) Halbleiterspeicheranordnung.
DE3889872D1 (de) Halbleiterspeicheranordnung.
DE69022537T2 (de) Halbleiterspeicheranordnung.
DE68923624T2 (de) Halbleiterspeicheranordnung.
DE3787616T2 (de) Halbleiterspeicheranordnung.
DE3865702D1 (de) Halbleiter-festwertspeichereinrichtung.
DE69017518T2 (de) Halbleiterspeicheranordnung.
DE3887823D1 (de) Halbleiterspeicher.
DE3789783D1 (de) Halbleiterspeicheranordnung.
DE68924080D1 (de) Halbleiterspeichervorrichtung.
DE3876666D1 (de) Halbleiter-festwertspeichereinrichtung.
DE3853437T2 (de) Halbleiterspeicheranordnung.
DE3883822T2 (de) Halbleiterspeichervorrichtung.
DE69023594T2 (de) Halbleiterspeicheranordnung.
DE69016577T2 (de) Halbleiterspeicheranordnung.
DE69023587D1 (de) Halbleiterspeicheranordnung.
DE69022508T2 (de) Halbleiterspeicheranordnung.
DE69015746D1 (de) Halbleiterspeicheranordnung.
DE69018841D1 (de) Halbleiterspeicheranordnung.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee