DE60003858D1 - Viterbi Dekodierer mit Pfadmetrik-Normalisierungseinheit - Google Patents

Viterbi Dekodierer mit Pfadmetrik-Normalisierungseinheit

Info

Publication number
DE60003858D1
DE60003858D1 DE60003858T DE60003858T DE60003858D1 DE 60003858 D1 DE60003858 D1 DE 60003858D1 DE 60003858 T DE60003858 T DE 60003858T DE 60003858 T DE60003858 T DE 60003858T DE 60003858 D1 DE60003858 D1 DE 60003858D1
Authority
DE
Germany
Prior art keywords
viterbi decoder
path metric
normalization unit
metric normalization
unit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60003858T
Other languages
English (en)
Other versions
DE60003858T2 (de
Inventor
Takanori Mizuno
Yoshiteru Imaeda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Publication of DE60003858D1 publication Critical patent/DE60003858D1/de
Application granted granted Critical
Publication of DE60003858T2 publication Critical patent/DE60003858T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/65—Purpose and implementation aspects
    • H03M13/6502—Reduction of hardware complexity or efficient processing
    • H03M13/6505—Memory efficient implementations
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
    • H03M13/39—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes
    • H03M13/3961—Arrangements of methods for branch or transition metric calculation
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
    • H03M13/39—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes
    • H03M13/41—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using the Viterbi algorithm or Viterbi processors
    • H03M13/4107—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using the Viterbi algorithm or Viterbi processors implementing add, compare, select [ACS] operations
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/65—Purpose and implementation aspects
    • H03M13/6577—Representation or format of variables, register sizes or word-lengths and quantization
    • H03M13/658—Scaling by multiplication or division
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/65—Purpose and implementation aspects
    • H03M13/6577—Representation or format of variables, register sizes or word-lengths and quantization
    • H03M13/6583—Normalization other than scaling, e.g. by subtraction
DE60003858T 1999-01-21 2000-01-20 Viterbi Dekodierer mit Pfadmetrik-Normalisierungseinheit Expired - Lifetime DE60003858T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP01277199A JP3700818B2 (ja) 1999-01-21 1999-01-21 誤り訂正回路
JP1277199 1999-01-21

Publications (2)

Publication Number Publication Date
DE60003858D1 true DE60003858D1 (de) 2003-08-21
DE60003858T2 DE60003858T2 (de) 2004-04-15

Family

ID=11814678

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60003858T Expired - Lifetime DE60003858T2 (de) 1999-01-21 2000-01-20 Viterbi Dekodierer mit Pfadmetrik-Normalisierungseinheit

Country Status (6)

Country Link
US (1) US6637004B1 (de)
EP (1) EP1024602B1 (de)
JP (1) JP3700818B2 (de)
CN (1) CN1146789C (de)
AU (1) AU1348800A (de)
DE (1) DE60003858T2 (de)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3497399B2 (ja) 1999-01-29 2004-02-16 シャープ株式会社 ビタビ復号器
US6904105B1 (en) * 2000-10-27 2005-06-07 Intel Corporation Method and implemention of a traceback-free parallel viterbi decoder
US6934343B2 (en) * 2000-11-15 2005-08-23 Texas Instruments Incorporated Computing the full path metric in viterbi decoding
JP2002158590A (ja) * 2000-11-17 2002-05-31 Sony Corp 復号装置及び方法、並びにデータ受信装置及び方法
US20030067998A1 (en) * 2001-07-19 2003-04-10 Matsushita Electric Industrial Co., Ltd. Method for evaluating the quality of read signal and apparatus for reading information
US20030073416A1 (en) * 2001-10-17 2003-04-17 Shinichiro Ohmi Diversity apparatus and method therefor
CN100414510C (zh) * 2003-12-30 2008-08-27 中国科学院空间科学与应用研究中心 实时差错检测与纠错芯片
JP4709119B2 (ja) * 2006-10-13 2011-06-22 ルネサスエレクトロニクス株式会社 復号装置及び復号方法
FI20070423L (fi) * 2007-05-29 2008-11-30 Ari Paasio Differentiaalinen, paikallisesti päivittyvä Viterbi-dekooderi
CN101527573B (zh) * 2009-04-29 2012-01-11 威盛电子股份有限公司 维特比解码器
US8312359B2 (en) * 2009-09-18 2012-11-13 Lsi Corporation Branch-metric calibration using varying bandwidth values
CN103427850B (zh) * 2012-05-24 2017-04-05 深圳市中兴微电子技术有限公司 多模维特比解码装置及其解码方法

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4802174A (en) * 1986-02-19 1989-01-31 Sony Corporation Viterbi decoder with detection of synchronous or asynchronous states
US5295142A (en) * 1989-07-18 1994-03-15 Sony Corporation Viterbi decoder
JP2876497B2 (ja) * 1991-08-23 1999-03-31 松下電器産業株式会社 誤り訂正符復号化方法およびその装置
US5418795A (en) 1991-09-13 1995-05-23 Sony Corporation Viterbi decoder with path metric comparisons for increased decoding rate and with normalization timing calculation
JPH05335972A (ja) * 1992-05-27 1993-12-17 Nec Corp ビタビ復号器
JP2522142B2 (ja) * 1992-12-25 1996-08-07 日本電気株式会社 ビタビ復号器の同期検出方式
JP3237974B2 (ja) * 1993-09-20 2001-12-10 株式会社東芝 ディジタル信号復号装置
US5602858A (en) * 1993-09-20 1997-02-11 Kabushiki Kaisha Toshiba Digital signal decoding apparatus having a plurality of correlation tables and a method thereof
US5414738A (en) * 1993-11-09 1995-05-09 Motorola, Inc. Maximum likelihood paths comparison decoder
JP3674111B2 (ja) * 1995-10-25 2005-07-20 三菱電機株式会社 データ伝送装置
US5838697A (en) * 1995-12-15 1998-11-17 Oki Electric Industry Co., Ltd. Bit error counting method and counting technical field
KR100212836B1 (ko) * 1996-06-14 1999-08-02 전주범 비터비 디코더의 트레이스백 진행 구조
JP3218368B2 (ja) * 1996-09-17 2001-10-15 富士通株式会社 データ再生装置
JPH10145242A (ja) * 1996-11-11 1998-05-29 Toshiba Corp ビタビ復号方法および装置
US6148431A (en) * 1998-03-26 2000-11-14 Lucent Technologies Inc. Add compare select circuit and method implementing a viterbi algorithm

Also Published As

Publication number Publication date
US6637004B1 (en) 2003-10-21
AU1348800A (en) 2000-07-27
JP3700818B2 (ja) 2005-09-28
DE60003858T2 (de) 2004-04-15
CN1146789C (zh) 2004-04-21
EP1024602A1 (de) 2000-08-02
CN1264868A (zh) 2000-08-30
EP1024602B1 (de) 2003-07-16
JP2000216688A (ja) 2000-08-04

Similar Documents

Publication Publication Date Title
DE69941553D1 (de) Faltungsdekodierer mit geänderter Metrik
DE60028906D1 (de) Viterbi Dekoder
DE69809155D1 (de) Viterbi-Dekoder
DE60024275D1 (de) Bohrlochfilter mit innerem alternativem fliessweg
DE60213310D1 (de) Trockenreinigung mit Kohlendioxid
DE69940176D1 (de) Führungsdrahtspitze mit Biegesteifigkeitsprofil
DE60044719D1 (de) Inhalationsapparat mit Schwellwert-Ventil
DE60035736D1 (de) EEPROM mit Redundanz
NO20022827L (no) Mottager/dekoder-aksjon
DE69936027D1 (de) Kugelgewindespindel
DE60014233D1 (de) Trockenreinigung mit Kohlendioxid
DE69834781D1 (de) Viterbi-Dekoder mit geringem Stromverbrauch
DE60003858D1 (de) Viterbi Dekodierer mit Pfadmetrik-Normalisierungseinheit
DE69910309D1 (de) Kugelumlaufspindel
ID18985A (id) Catatan balik untuk pengkode ulang viterbi
DE69813086D1 (de) Schneller Viterbi Dekodierer
DE69628518D1 (de) Faltungsdekoder unter Verwendung des Viterbi-Algorithmus
IL146875A0 (en) Viterbi decoding with path metric update implemented in the order of bit-slices
IL151704A0 (en) Slotted mode decoder state metric initialization
GB2366495B (en) Viterbi decoder with high speed processing function
DE60133042D1 (de) Heckscheibenwischeranordnung mit zusammengesteckten teilen
DE60043881D1 (de) Empfänger mit verbessertem dekoder
DE69908366D1 (de) SOVA Turbodekodierer mit kleinerer Normalisierungskomplexität
AU5335699A (en) Viterbi decoder with reduced size path metric memory
DE60117421D1 (de) Vollen Pfadmetrikrechner in Viterbidekodierung

Legal Events

Date Code Title Description
8364 No opposition during term of opposition