DE3584690D1
(de)
|
1984-06-20 |
1992-01-02 |
Convex Computer Corp |
Ein-/ausgabebus fuer rechner.
|
US4935867A
(en)
|
1986-03-04 |
1990-06-19 |
Advanced Micro Devices, Inc. |
Signal processor memory management unit with indirect addressing using selectable offsets and modulo values for indexed address calculations
|
US4814981A
(en)
|
1986-09-18 |
1989-03-21 |
Digital Equipment Corporation |
Cache invalidate protocol for digital data processing system
|
US5483518A
(en)
|
1992-06-17 |
1996-01-09 |
Texas Instruments Incorporated |
Addressable shadow port and protocol for serial bus networks
|
JPH0666056B2
(ja)
|
1989-10-12 |
1994-08-24 |
甲府日本電気株式会社 |
情報処理システム
|
JPH03217949A
(ja)
|
1990-01-23 |
1991-09-25 |
Hitachi Ltd |
計算機システム
|
US5452432A
(en)
|
1990-08-14 |
1995-09-19 |
Chips And Technologies, Inc. |
Partially resettable, segmented DMA counter
|
JP2984463B2
(ja)
|
1991-06-24 |
1999-11-29 |
株式会社日立製作所 |
マイクロコンピュータ
|
US5301282A
(en)
*
|
1991-10-15 |
1994-04-05 |
International Business Machines Corp. |
Controlling bus allocation using arbitration hold
|
US5423050A
(en)
|
1991-11-27 |
1995-06-06 |
Ncr Corporation |
Intermodule test across system bus utilizing serial test bus
|
US5265211A
(en)
*
|
1992-01-02 |
1993-11-23 |
International Business Machines Corporation |
Arbitration control logic for computer system having dual bus architecture
|
US5724549A
(en)
|
1992-04-06 |
1998-03-03 |
Cyrix Corporation |
Cache coherency without bus master arbitration signals
|
GB2266606B
(en)
|
1992-04-27 |
1996-02-14 |
Intel Corp |
A microprocessor with an external command mode
|
US5448576A
(en)
|
1992-10-29 |
1995-09-05 |
Bull Hn Information Systems Inc. |
Boundary scan architecture extension
|
JP3524110B2
(ja)
|
1992-11-06 |
2004-05-10 |
株式会社ルネサステクノロジ |
マイクロコンピュータシステム
|
JP3231429B2
(ja)
|
1992-11-06 |
2001-11-19 |
株式会社日立製作所 |
中央処理装置と乗算器とを有する半導体集積回路装置
|
JPH06150023A
(ja)
|
1992-11-06 |
1994-05-31 |
Hitachi Ltd |
マイクロコンピュータ及びマイクロコンピュータシステム
|
US5627842A
(en)
|
1993-01-21 |
1997-05-06 |
Digital Equipment Corporation |
Architecture for system-wide standardized intra-module and inter-module fault testing
|
JP2731692B2
(ja)
|
1993-04-28 |
1998-03-25 |
日本電気アイシーマイコンシステム株式会社 |
デバッグ装置
|
US5359592A
(en)
*
|
1993-06-25 |
1994-10-25 |
Stratacom, Inc. |
Bandwidth and congestion control for queue channels in a cell switching communication controller
|
US5598551A
(en)
|
1993-07-16 |
1997-01-28 |
Unisys Corporation |
Cache invalidation sequence system utilizing odd and even invalidation queues with shorter invalidation cycles
|
US5511202A
(en)
|
1993-07-26 |
1996-04-23 |
International Business Machines Corporation |
Desktop computer system having zero-volt system suspend and control unit for ascertaining interrupt controller base address
|
DE69415600T2
(de)
|
1993-07-28 |
1999-07-15 |
Koninkl Philips Electronics Nv |
Mikrokontroller mit hardwaremässiger Fehlerbeseitigungsunterstützung nach dem Boundary-Scanverfahren
|
JP3904244B2
(ja)
|
1993-09-17 |
2007-04-11 |
株式会社ルネサステクノロジ |
シングル・チップ・データ処理装置
|
EP0652516A1
(de)
|
1993-11-03 |
1995-05-10 |
Advanced Micro Devices, Inc. |
Integrierter Mikroprozessor
|
US5596734A
(en)
|
1993-12-17 |
1997-01-21 |
Intel Corporation |
Method and apparatus for programming embedded memories of a variety of integrated circuits using the IEEE test access port
|
US5828825A
(en)
|
1993-12-22 |
1998-10-27 |
Intel Corporation |
Method and apparatus for pseudo-direct access to embedded memories of a micro-controller integrated circuit via the IEEE test access port
|
US5434804A
(en)
|
1993-12-29 |
1995-07-18 |
Intel Corporation |
Method and apparatus for synchronizing a JTAG test control signal to an on-chip clock signal
|
US5402416A
(en)
*
|
1994-01-05 |
1995-03-28 |
International Business Machines Corporation |
Method and system for buffer occupancy reduction in packet switch network
|
US5488688A
(en)
|
1994-03-30 |
1996-01-30 |
Motorola, Inc. |
Data processor with real-time diagnostic capability
|
JPH07287668A
(ja)
|
1994-04-19 |
1995-10-31 |
Hitachi Ltd |
データ処理装置
|
GB9417602D0
(en)
|
1994-09-01 |
1994-10-19 |
Inmos Ltd |
A controller for implementing scan testing
|
JP3713312B2
(ja)
|
1994-09-09 |
2005-11-09 |
株式会社ルネサステクノロジ |
データ処理装置
|
JP3740195B2
(ja)
|
1994-09-09 |
2006-02-01 |
株式会社ルネサステクノロジ |
データ処理装置
|
JPH08329687A
(ja)
|
1995-06-05 |
1996-12-13 |
Hitachi Ltd |
半導体集積回路
|
JP3672634B2
(ja)
|
1994-09-09 |
2005-07-20 |
株式会社ルネサステクノロジ |
データ処理装置
|
US5848247A
(en)
|
1994-09-13 |
1998-12-08 |
Hitachi, Ltd. |
Microprocessor having PC card interface
|
US5613153A
(en)
|
1994-10-03 |
1997-03-18 |
International Business Machines Corporation |
Coherency and synchronization mechanisms for I/O channel controllers in a data processing system
|
US5751621A
(en)
|
1994-11-17 |
1998-05-12 |
Hitachi, Ltd. |
Multiply-add unit and data processing apparatus using it
|
TW330265B
(en)
|
1994-11-22 |
1998-04-21 |
Hitachi Ltd |
Semiconductor apparatus
|
EP0718772A1
(de)
*
|
1994-12-14 |
1996-06-26 |
International Business Machines Corporation |
Verfahren zur Verbesserung der Buslatenz und zum Ermöglichen der Stossdatenübertragung von unbekannter Länge
|
JP2752592B2
(ja)
|
1994-12-28 |
1998-05-18 |
日本ヒューレット・パッカード株式会社 |
マイクロプロセッサ、マイクロプロセッサ−デバッグツール間信号伝送方法及びトレース方法
|
US5778237A
(en)
|
1995-01-10 |
1998-07-07 |
Hitachi, Ltd. |
Data processor and single-chip microcomputer with changing clock frequency and operating voltage
|
US5664197A
(en)
|
1995-04-21 |
1997-09-02 |
Intel Corporation |
Method and apparatus for handling bus master channel and direct memory access (DMA) channel access requests at an I/O controller
|
US5867726A
(en)
|
1995-05-02 |
1999-02-02 |
Hitachi, Ltd. |
Microcomputer
|
US5570375A
(en)
|
1995-05-10 |
1996-10-29 |
National Science Council Of R.O.C. |
IEEE Std. 1149.1 boundary scan circuit capable of built-in self-testing
|
US5860127A
(en)
|
1995-06-01 |
1999-01-12 |
Hitachi, Ltd. |
Cache memory employing dynamically controlled data array start timing and a microcomputer using the same
|
US5774701A
(en)
|
1995-07-10 |
1998-06-30 |
Hitachi, Ltd. |
Microprocessor operating at high and low clok frequencies
|
US5708773A
(en)
|
1995-07-20 |
1998-01-13 |
Unisys Corporation |
JTAG interface system for communicating with compliant and non-compliant JTAG devices
|
US5704034A
(en)
|
1995-08-30 |
1997-12-30 |
Motorola, Inc. |
Method and circuit for initializing a data processing system
|
US5737516A
(en)
|
1995-08-30 |
1998-04-07 |
Motorola, Inc. |
Data processing system for performing a debug function and method therefor
|
JP3655403B2
(ja)
|
1995-10-09 |
2005-06-02 |
株式会社ルネサステクノロジ |
データ処理装置
|
JP3623840B2
(ja)
|
1996-01-31 |
2005-02-23 |
株式会社ルネサステクノロジ |
データ処理装置及びマイクロプロセッサ
|
US5950012A
(en)
|
1996-03-08 |
1999-09-07 |
Texas Instruments Incorporated |
Single chip microprocessor circuits, systems, and methods for self-loading patch micro-operation codes and patch microinstruction codes
|
US5978874A
(en)
|
1996-07-01 |
1999-11-02 |
Sun Microsystems, Inc. |
Implementing snooping on a split-transaction computer system bus
|
JPH09311786A
(ja)
|
1996-03-18 |
1997-12-02 |
Hitachi Ltd |
データ処理装置
|
JP3579205B2
(ja)
|
1996-08-06 |
2004-10-20 |
株式会社ルネサステクノロジ |
半導体記憶装置、半導体装置、データ処理装置及びコンピュータシステム
|
GB9617033D0
(en)
|
1996-08-14 |
1996-09-25 |
Int Computers Ltd |
Diagnostic memory access
|
US5768152A
(en)
|
1996-08-28 |
1998-06-16 |
International Business Machines Corp. |
Performance monitoring through JTAG 1149.1 interface
|
WO1998013759A1
(fr)
|
1996-09-27 |
1998-04-02 |
Hitachi, Ltd. |
Machine de traitement de donnees et systeme de traitement de donnees
|
JPH10177520A
(ja)
|
1996-10-16 |
1998-06-30 |
Hitachi Ltd |
データプロセッサ及びデータ処理システム
|
JP3790307B2
(ja)
|
1996-10-16 |
2006-06-28 |
株式会社ルネサステクノロジ |
データプロセッサ及びデータ処理システム
|
JP3641327B2
(ja)
|
1996-10-18 |
2005-04-20 |
株式会社ルネサステクノロジ |
データプロセッサ及びデータ処理システム
|
GB9622686D0
(en)
|
1996-10-31 |
1997-01-08 |
Sgs Thomson Microelectronics |
A test port controller and a method of effecting communication using the same
|
US5983017A
(en)
|
1996-11-12 |
1999-11-09 |
Lsi Logic Corporation |
Virtual monitor debugging method and apparatus
|
US5953538A
(en)
|
1996-11-12 |
1999-09-14 |
Digital Equipment Corporation |
Method and apparatus providing DMA transfers between devices coupled to different host bus bridges
|
US5771240A
(en)
|
1996-11-14 |
1998-06-23 |
Hewlett-Packard Company |
Test systems for obtaining a sample-on-the-fly event trace for an integrated circuit with an integrated debug trigger apparatus and an external pulse pin
|
US5956477A
(en)
|
1996-11-25 |
1999-09-21 |
Hewlett-Packard Company |
Method for processing information in a microprocessor to facilitate debug and performance monitoring
|
US6282195B1
(en)
*
|
1997-01-09 |
2001-08-28 |
Silicon Graphics, Inc. |
Packetized data transmissions in a switched router architecture
|
US5896550A
(en)
|
1997-04-03 |
1999-04-20 |
Vlsi Technology, Inc. |
Direct memory access controller with full read/write capability
|
US5978902A
(en)
|
1997-04-08 |
1999-11-02 |
Advanced Micro Devices, Inc. |
Debug interface including operating system access of a serial/parallel debug port
|
US5944841A
(en)
|
1997-04-15 |
1999-08-31 |
Advanced Micro Devices, Inc. |
Microprocessor with built-in instruction tracing capability
|
GB9802097D0
(en)
|
1998-01-30 |
1998-03-25 |
Sgs Thomson Microelectronics |
DMA controller
|
GB9806184D0
(en)
|
1998-03-23 |
1998-05-20 |
Sgs Thomson Microelectronics |
A cache coherency mechanism
|
GB9809203D0
(en)
|
1998-04-29 |
1998-07-01 |
Sgs Thomson Microelectronics |
Packet distribution in a microcomputer
|
US6483846B1
(en)
*
|
1998-07-10 |
2002-11-19 |
Honeywell Inc. |
Middleware-based real-time communication system
|
US6424658B1
(en)
*
|
1999-01-29 |
2002-07-23 |
Neomagic Corp. |
Store-and-forward network switch using an embedded DRAM
|
US6904043B1
(en)
*
|
1999-05-21 |
2005-06-07 |
Advanced Micro Devices, Inc. |
Apparatus and methods for storing and processing header information in a network switch
|
US6674750B1
(en)
*
|
1999-09-24 |
2004-01-06 |
Paradyne Corporation |
Apparatus and method for communicating time-division multiplexed data and packet data on a shared bus
|