DE60039465D1 - Direktspeicherzugriffssteuerung - Google Patents

Direktspeicherzugriffssteuerung

Info

Publication number
DE60039465D1
DE60039465D1 DE60039465T DE60039465T DE60039465D1 DE 60039465 D1 DE60039465 D1 DE 60039465D1 DE 60039465 T DE60039465 T DE 60039465T DE 60039465 T DE60039465 T DE 60039465T DE 60039465 D1 DE60039465 D1 DE 60039465D1
Authority
DE
Germany
Prior art keywords
memory access
access controller
direct memory
direct
controller
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE60039465T
Other languages
English (en)
Inventor
Emrys John Williams
Andrew Crosland
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sun Microsystems Inc
Original Assignee
Sun Microsystems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sun Microsystems Inc filed Critical Sun Microsystems Inc
Application granted granted Critical
Publication of DE60039465D1 publication Critical patent/DE60039465D1/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
DE60039465T 1999-02-03 2000-01-21 Direktspeicherzugriffssteuerung Expired - Fee Related DE60039465D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/243,257 US6363438B1 (en) 1999-02-03 1999-02-03 Method of controlling DMA command buffer for holding sequence of DMA commands with head and tail pointers

Publications (1)

Publication Number Publication Date
DE60039465D1 true DE60039465D1 (de) 2008-08-28

Family

ID=22917979

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60039465T Expired - Fee Related DE60039465D1 (de) 1999-02-03 2000-01-21 Direktspeicherzugriffssteuerung

Country Status (4)

Country Link
US (1) US6363438B1 (de)
EP (1) EP1026596B1 (de)
JP (1) JP2000267987A (de)
DE (1) DE60039465D1 (de)

Families Citing this family (44)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4111472B2 (ja) * 1998-05-15 2008-07-02 キヤノン株式会社 通信制御方法及び装置及び通信システム
US6678755B1 (en) * 2000-06-30 2004-01-13 Micron Technology, Inc. Method and apparatus for appending memory commands during a direct memory access operation
JP4742443B2 (ja) * 2001-04-25 2011-08-10 ソニー株式会社 記録再生装置、記録再生制御方法及び記録再生制御装置
US7633935B2 (en) * 2003-05-29 2009-12-15 Ericsson Ab Dynamic port updating
US6862027B2 (en) * 2003-06-30 2005-03-01 Microsoft Corp. System and method for parallel execution of data generation tasks
US7355601B2 (en) * 2003-06-30 2008-04-08 International Business Machines Corporation System and method for transfer of data between processors using a locked set, head and tail pointers
US20050038946A1 (en) * 2003-08-12 2005-02-17 Tadpole Computer, Inc. System and method using a high speed interface in a system having co-processors
JP2005132525A (ja) * 2003-10-29 2005-05-26 Toyota Industries Corp 産業車輌における立席型運転席用背もたれ構造
US20050262275A1 (en) 2004-05-19 2005-11-24 Gil Drori Method and apparatus for accessing a multi ordered memory array
US20050289253A1 (en) * 2004-06-24 2005-12-29 Edirisooriya Samantha J Apparatus and method for a multi-function direct memory access core
US7840757B2 (en) * 2004-07-29 2010-11-23 International Business Machines Corporation Method and apparatus for providing high speed memory for a processing unit
US20060050722A1 (en) * 2004-09-03 2006-03-09 James Bury Interface circuitry for a receive ring buffer of an as fabric end node device
US7305524B2 (en) * 2004-10-08 2007-12-04 International Business Machines Corporation Snoop filter directory mechanism in coherency shared memory system
US8332592B2 (en) * 2004-10-08 2012-12-11 International Business Machines Corporation Graphics processor with snoop filter
US7577794B2 (en) 2004-10-08 2009-08-18 International Business Machines Corporation Low latency coherency protocol for a multi-chip multiprocessor system
US20060080511A1 (en) * 2004-10-08 2006-04-13 International Business Machines Corporation Enhanced bus transactions for efficient support of a remote cache directory copy
US7475190B2 (en) * 2004-10-08 2009-01-06 International Business Machines Corporation Direct access of cache lock set data without backing memory
US7664015B2 (en) * 2004-10-20 2010-02-16 L-3 Communications Security & Detection Systems Inspection system with data acquisition system interconnect protocol
US7499452B2 (en) * 2004-12-28 2009-03-03 International Business Machines Corporation Self-healing link sequence counts within a circular buffer
US20060140122A1 (en) * 2004-12-28 2006-06-29 International Business Machines Corporation Link retry per virtual channel
US7275124B2 (en) 2005-02-24 2007-09-25 International Business Machines Corporation Method and system for controlling forwarding or terminating of a request at a bus interface based on buffer availability
US7206886B2 (en) * 2005-02-24 2007-04-17 International Business Machines Corporation Data ordering translation between linear and interleaved domains at a bus interface
US7469312B2 (en) * 2005-02-24 2008-12-23 International Business Machines Corporation Computer system bus bridge
US7234017B2 (en) * 2005-02-24 2007-06-19 International Business Machines Corporation Computer system architecture for a processor connected to a high speed bus transceiver
US20060190655A1 (en) * 2005-02-24 2006-08-24 International Business Machines Corporation Apparatus and method for transaction tag mapping between bus domains
US7330925B2 (en) * 2005-02-24 2008-02-12 International Business Machines Corporation Transaction flow control mechanism for a bus bridge
US7275125B2 (en) * 2005-02-24 2007-09-25 International Business Machines Corporation Pipeline bit handling circuit and method for a bus bridge
US7194567B2 (en) * 2005-02-24 2007-03-20 International Business Machines Corporation Method and system for ordering requests at a bus interface
US7386636B2 (en) * 2005-08-19 2008-06-10 International Business Machines Corporation System and method for communicating command parameters between a processor and a memory flow controller
US7778271B2 (en) * 2005-08-19 2010-08-17 International Business Machines Corporation Method for communicating instructions and data between a processor and external devices
EP1917600A2 (de) * 2005-08-19 2008-05-07 International Business Machines Corporation System und verfahren zum übermitteln von anweisungen und daten zwischen einem prozessor und externen einrichtungen
US7500039B2 (en) * 2005-08-19 2009-03-03 International Business Machines Corporation Method for communicating with a processor event facility
US8817029B2 (en) * 2005-10-26 2014-08-26 Via Technologies, Inc. GPU pipeline synchronization and control system and method
US7539790B1 (en) * 2005-11-15 2009-05-26 3Par, Inc. Reducing latency in SCSI protocol
JP2008033721A (ja) * 2006-07-31 2008-02-14 Matsushita Electric Ind Co Ltd Ｄｍａ転送制御装置
US20080031593A1 (en) * 2006-08-07 2008-02-07 Shih-Fang Chuang Multi-layer structure unit for recording audio/video frame data and its operation method
JP5196293B2 (ja) * 2007-10-11 2013-05-15 ワイアイケー株式会社 半導体試験装置
US7970963B2 (en) * 2009-06-29 2011-06-28 Oracle America, Inc. Efficient buffer management in a multi-threaded network interface
US8190794B2 (en) * 2009-10-21 2012-05-29 Texas Instruments Incorporated Control function for memory based buffers
US8291136B2 (en) * 2009-12-02 2012-10-16 International Business Machines Corporation Ring buffer
US9336167B2 (en) 2012-12-13 2016-05-10 Texas Instruments Incorporated I2C controller register, control, command and R/W buffer queue logic
CN103870415B (zh) * 2012-12-13 2019-02-19 德州仪器公司 用于在总线上执行事务的方法及系统
KR20170032502A (ko) 2015-09-14 2017-03-23 삼성전자주식회사 스토리지 장치 및 그것의 인터럽트 발생 방법
FR3094507A1 (fr) 2019-03-29 2020-10-02 Stmicroelectronics (Grenoble 2) Sas Accès direct en mémoire

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2703417B2 (ja) * 1991-04-05 1998-01-26 富士通株式会社 受信バッファ
US5594927A (en) * 1992-01-09 1997-01-14 Digital Equipment Corporation Apparatus and method for aligning data transferred via DMA using a barrel shifter and a buffer comprising of byte-wide, individually addressabe FIFO circuits
US5392406A (en) * 1992-09-18 1995-02-21 3Com Corporation DMA data path aligner and network adaptor utilizing same
US5448702A (en) * 1993-03-02 1995-09-05 International Business Machines Corporation Adapters with descriptor queue management capability
US6092116A (en) * 1996-12-11 2000-07-18 Lsi Logic Corporation DMA controller with response message and receive frame action tables
US6161154A (en) * 1997-11-26 2000-12-12 National Instruments Corporation System and method for extracting and restoring a video buffer from/to a video acquisition cycle
US6032204A (en) 1998-03-09 2000-02-29 Advanced Micro Devices, Inc. Microcontroller with a synchronous serial interface and a two-channel DMA unit configured together for providing DMA requests to the first and second DMA channel
US6124868A (en) * 1998-03-24 2000-09-26 Ati Technologies, Inc. Method and apparatus for multiple co-processor utilization of a ring buffer
US6112267A (en) * 1998-05-28 2000-08-29 Digital Equipment Corporation Hierarchical ring buffers for buffering data between processor and I/O device permitting data writes by processor and data reads by I/O device simultaneously directed at different buffers at different levels

Also Published As

Publication number Publication date
JP2000267987A (ja) 2000-09-29
EP1026596A3 (de) 2005-03-23
EP1026596B1 (de) 2008-07-16
US6363438B1 (en) 2002-03-26
EP1026596A2 (de) 2000-08-09

Similar Documents

Publication Publication Date Title
DE60039465D1 (de) Direktspeicherzugriffssteuerung
DE19982901T1 (de) Speichermodul-Controller
DE60136143D1 (de) Speichersteuergerät
DE60043707D1 (de) D regler
DE60034712D1 (de) Speicherkarte
GB9930413D0 (en) Memory controller
DE69803860D1 (de) Direktspeicherzugriffseinheit
DE69936654D1 (de) Speicheranordnung
DE69915704D1 (de) Ampic dram
DE69822280D1 (de) Halbleiterspeicher
PT1227985E (pt) Estrado de armazenamento desmontavel
DE60019903D1 (de) Speichersystem
DE60005920D1 (de) Speicherkarte
DE60026748D1 (de) Thermostat
DE69834540D1 (de) Halbleiterspeicher
DE69739404D1 (de) Optimiertes speicherzugriffsverfahren
DE69909280D1 (de) Halbleiterspeicher
DE59905214D1 (de) Ferroelektrische speicheranordnung
DE60221313D1 (de) Direktzugriffsspeicher
DE10082488T1 (de) Speichereinheit
ID27447A (id) Unit kontrol memori
DE69831294D1 (de) Platzeffizienter Halbleiterspeicher
DE69921519D1 (de) Speicherzugangssteuervorrichtung
DE69616626T2 (de) Direktspeicherzugriffssteuerung
DE50014731D1 (de) Speicherzellenanordnung

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee