DE60045399D1 - Bus System Optimierung - Google Patents
Bus System OptimierungInfo
- Publication number
- DE60045399D1 DE60045399D1 DE60045399T DE60045399T DE60045399D1 DE 60045399 D1 DE60045399 D1 DE 60045399D1 DE 60045399 T DE60045399 T DE 60045399T DE 60045399 T DE60045399 T DE 60045399T DE 60045399 D1 DE60045399 D1 DE 60045399D1
- Authority
- DE
- Germany
- Prior art keywords
- bus system
- offsets
- master
- slave devices
- bus
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
- G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
- G06F13/364—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using independent requests or grants, e.g. using separated request and grant lines
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/10—Distribution of clock signals, e.g. skew
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
- G06F12/023—Free address space management
- G06F12/0238—Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory
- G06F12/0246—Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory in block erasable memory, e.g. flash memory
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1668—Details of memory controller
- G06F13/1689—Synchronisation and timing concerns
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1668—Details of memory controller
- G06F13/1694—Configuration of memory controller to different memory types
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4027—Coupling between buses using bus bridges
- G06F13/404—Coupling between buses using bus bridges with address mapping
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
- G06F13/4243—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus with synchronous protocol
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
- G06F3/061—Improving I/O performance
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
- G06F3/0655—Vertical data movement, i.e. input-output transfer; data movement between one or more hosts and one or more storage devices
- G06F3/0659—Command handling arrangements, e.g. command buffers, queues, command scheduling
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
- G06F3/0671—In-line storage system
- G06F3/0673—Single storage device
- G06F3/0679—Non-volatile semiconductor memory device, e.g. flash memory, one time programmable memory [OTP]
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
- G11C7/1045—Read-write mode select circuits
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/0008—Synchronisation information channels, e.g. clock distribution lines
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/72—Details relating to flash memory management
- G06F2212/7201—Logical to physical mapping or translation of blocks or pages
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/72—Details relating to flash memory management
- G06F2212/7207—Details relating to flash memory management management of metadata or control data
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/421,073 US6643787B1 (en) | 1999-10-19 | 1999-10-19 | Bus system optimization |
Publications (1)
Publication Number | Publication Date |
---|---|
DE60045399D1 true DE60045399D1 (de) | 2011-01-27 |
Family
ID=23669064
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE60045399T Expired - Lifetime DE60045399D1 (de) | 1999-10-19 | 2000-10-12 | Bus System Optimierung |
DE60027038T Expired - Lifetime DE60027038T2 (de) | 1999-10-19 | 2000-10-12 | Bussystem optimierung |
DE20023766U Expired - Lifetime DE20023766U1 (de) | 1999-10-19 | 2000-10-12 | Bussystemoptimierung |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE60027038T Expired - Lifetime DE60027038T2 (de) | 1999-10-19 | 2000-10-12 | Bussystem optimierung |
DE20023766U Expired - Lifetime DE20023766U1 (de) | 1999-10-19 | 2000-10-12 | Bussystemoptimierung |
Country Status (6)
Country | Link |
---|---|
US (11) | US6643787B1 (de) |
EP (7) | EP1879095B1 (de) |
AT (1) | ATE526622T1 (de) |
AU (1) | AU1080101A (de) |
DE (3) | DE60045399D1 (de) |
WO (1) | WO2001029680A1 (de) |
Families Citing this family (260)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5978379A (en) | 1997-01-23 | 1999-11-02 | Gadzoox Networks, Inc. | Fiber channel learning bridge, learning half bridge, and protocol |
US6349399B1 (en) | 1998-09-03 | 2002-02-19 | Micron Technology, Inc. | Method and apparatus for generating expect data from a captured bit pattern, and memory device using same |
US7430171B2 (en) | 1998-11-19 | 2008-09-30 | Broadcom Corporation | Fibre channel arbitrated loop bufferless switch circuitry to increase bandwidth without significant increase in cost |
US6418070B1 (en) * | 1999-09-02 | 2002-07-09 | Micron Technology, Inc. | Memory device tester and method for testing reduced power states |
US6321282B1 (en) | 1999-10-19 | 2001-11-20 | Rambus Inc. | Apparatus and method for topography dependent signaling |
US6646953B1 (en) | 2000-07-06 | 2003-11-11 | Rambus Inc. | Single-clock, strobeless signaling system |
US7124221B1 (en) | 1999-10-19 | 2006-10-17 | Rambus Inc. | Low latency multi-level communication interface |
US6643752B1 (en) * | 1999-12-09 | 2003-11-04 | Rambus Inc. | Transceiver with latency alignment circuitry |
US6987823B1 (en) * | 2000-02-07 | 2006-01-17 | Rambus Inc. | System and method for aligning internal transmit and receive clocks |
US6968024B1 (en) * | 2000-08-01 | 2005-11-22 | Rambus Inc. | Apparatus and method for operating a master-slave system with a clock signal and a separate phase signal |
US6691214B1 (en) * | 2000-08-29 | 2004-02-10 | Micron Technology, Inc. | DDR II write data capture calibration |
US6757327B1 (en) * | 2000-10-02 | 2004-06-29 | Lsi Logic Corporation | Serial data communication receiver having adaptive termination resistors |
DE10055938A1 (de) * | 2000-11-10 | 2002-05-23 | Hirschmann Electronics Gmbh | Datenübertragung |
US6760772B2 (en) | 2000-12-15 | 2004-07-06 | Qualcomm, Inc. | Generating and implementing a communication protocol and interface for high data rate signal transfer |
US6990161B2 (en) * | 2001-01-09 | 2006-01-24 | International Business Machines Corporation | Phase selection mechanism for optimal sampling of source synchronous clocking interface data |
US6993107B2 (en) * | 2001-01-16 | 2006-01-31 | International Business Machines Corporation | Analog unidirectional serial link architecture |
US6970529B2 (en) * | 2001-01-16 | 2005-11-29 | International Business Machines Corporation | Unified digital architecture |
US7136441B2 (en) * | 2001-01-24 | 2006-11-14 | Matsushita Electric Industrial Co., Ltd. | Clock recovery circuit |
US6779123B2 (en) * | 2001-02-28 | 2004-08-17 | Intel Corporation | Calibrating return time for resynchronizing data demodulated from a master slave bus |
US6788593B2 (en) * | 2001-02-28 | 2004-09-07 | Rambus, Inc. | Asynchronous, high-bandwidth memory component using calibrated timing elements |
US7050420B2 (en) * | 2001-03-21 | 2006-05-23 | Broadcom Corporation | System for maintaining synchronization between multiple asynchronous communication links |
US8391039B2 (en) | 2001-04-24 | 2013-03-05 | Rambus Inc. | Memory module with termination component |
US6675272B2 (en) | 2001-04-24 | 2004-01-06 | Rambus Inc. | Method and apparatus for coordinating memory operations among diversely-located memory components |
US6801989B2 (en) * | 2001-06-28 | 2004-10-05 | Micron Technology, Inc. | Method and system for adjusting the timing offset between a clock signal and respective digital signals transmitted along with that clock signal, and memory device and computer system using same |
US8812706B1 (en) | 2001-09-06 | 2014-08-19 | Qualcomm Incorporated | Method and apparatus for compensating for mismatched delays in signals of a mobile display interface (MDDI) system |
US6873573B2 (en) * | 2001-09-21 | 2005-03-29 | Quartex, Inc. | Wireless synchronous time system |
DE10148878B4 (de) * | 2001-10-04 | 2006-03-02 | Siemens Ag | System und Verfahren zum Übertragen digitaler Daten |
US6920540B2 (en) | 2001-10-22 | 2005-07-19 | Rambus Inc. | Timing calibration apparatus and method for a memory device signaling system |
KR100424180B1 (ko) * | 2001-12-21 | 2004-03-24 | 주식회사 하이닉스반도체 | 듀티 사이클 보상 기능을 갖는 지연 고정 루프 회로 |
KR100454126B1 (ko) * | 2002-01-15 | 2004-10-26 | 삼성전자주식회사 | 분리된 클록 라인을 구비한 정보 처리 시스템 |
US6895458B2 (en) * | 2002-03-04 | 2005-05-17 | Sun Microsystems, Inc. | Opcode to turn around a bi-directional bus |
US6759881B2 (en) | 2002-03-22 | 2004-07-06 | Rambus Inc. | System with phase jumping locked loop circuit |
US6911853B2 (en) | 2002-03-22 | 2005-06-28 | Rambus Inc. | Locked loop with dual rail regulation |
US7135903B2 (en) | 2002-09-03 | 2006-11-14 | Rambus Inc. | Phase jumping locked loop circuit |
US6922091B2 (en) | 2002-09-03 | 2005-07-26 | Rambus Inc. | Locked loop circuit with clock hold function |
AU2003225939A1 (en) * | 2002-03-22 | 2003-10-13 | Rambus, Inc | System with phase jumping locked loop circuit |
US6952123B2 (en) | 2002-03-22 | 2005-10-04 | Rambus Inc. | System with dual rail regulated locked loop |
US7254172B1 (en) * | 2002-04-04 | 2007-08-07 | Cirrus Logic, Inc | Filter control for varying data rate communication channels |
US7231306B1 (en) | 2002-04-30 | 2007-06-12 | Rambus Inc. | Method and apparatus for calibrating static timing offsets across multiple outputs |
US6973603B2 (en) * | 2002-06-28 | 2005-12-06 | Intel Corporation | Method and apparatus for optimizing timing for a multi-drop bus |
US7292629B2 (en) | 2002-07-12 | 2007-11-06 | Rambus Inc. | Selectable-tap equalizer |
JP3982353B2 (ja) * | 2002-07-12 | 2007-09-26 | 日本電気株式会社 | フォルトトレラントコンピュータ装置、その再同期化方法及び再同期化プログラム |
US8861667B1 (en) | 2002-07-12 | 2014-10-14 | Rambus Inc. | Clock data recovery circuit with equalizer clock calibration |
JP4159415B2 (ja) | 2002-08-23 | 2008-10-01 | エルピーダメモリ株式会社 | メモリモジュール及びメモリシステム |
GB2392353B (en) * | 2002-08-21 | 2005-11-02 | Zarlink Semiconductor Ltd | Method and apparatus for distributing timing data across a packet network |
US7836252B2 (en) | 2002-08-29 | 2010-11-16 | Micron Technology, Inc. | System and method for optimizing interconnections of memory devices in a multichip module |
KR100487653B1 (ko) * | 2002-09-12 | 2005-05-03 | 삼성전자주식회사 | 보호기능을 갖는 지연동기 루프 회로 |
WO2004038436A1 (ja) * | 2002-10-24 | 2004-05-06 | Advantest Corporation | 目標値の探索回路、目標値の探索方法及びこれを用いた半導体試験装置 |
US6999547B2 (en) * | 2002-11-25 | 2006-02-14 | International Business Machines Corporation | Delay-lock-loop with improved accuracy and range |
KR100486305B1 (ko) * | 2003-02-18 | 2005-04-29 | 삼성전자주식회사 | 간단하고 정확한 타이밍 검증이 가능한 정적 타이밍 해석장비의 저전압 스윙 버스 해석 방법 |
KR100510522B1 (ko) | 2003-03-13 | 2005-08-26 | 삼성전자주식회사 | 지연동기루프의 듀티 사이클 보정회로 및 이를 구비하는지연동기루프 |
JP2004287691A (ja) * | 2003-03-20 | 2004-10-14 | Renesas Technology Corp | 半導体集積回路 |
US7397848B2 (en) | 2003-04-09 | 2008-07-08 | Rambus Inc. | Partial response receiver |
US7126378B2 (en) | 2003-12-17 | 2006-10-24 | Rambus, Inc. | High speed signaling system with adaptive transmit pre-emphasis |
US7092472B2 (en) * | 2003-09-16 | 2006-08-15 | Rambus Inc. | Data-level clock recovery |
KR100518575B1 (ko) * | 2003-05-22 | 2005-10-04 | 삼성전자주식회사 | 지연동기루프의 듀티 사이클 보정회로 및 이를 구비하는지연동기루프 |
EP2001192B1 (de) | 2003-06-02 | 2011-05-11 | Qualcomm Incorporated | Erzeugung und Umsetzung eines Signalprotokolls und Schnittstelle für höhere Datenraten |
US7245145B2 (en) | 2003-06-11 | 2007-07-17 | Micron Technology, Inc. | Memory module and method having improved signal routing topology |
US7168027B2 (en) | 2003-06-12 | 2007-01-23 | Micron Technology, Inc. | Dynamic synchronization of data capture on an optical or other high speed communications link |
JP2005048764A (ja) * | 2003-07-29 | 2005-02-24 | Sumitomo Heavy Ind Ltd | 真空ポンプ制御システム |
EP2363989B1 (de) | 2003-08-13 | 2018-09-19 | Qualcomm Incorporated | Signalschnittstelle für höhere datenübertragungsraten |
US7072355B2 (en) * | 2003-08-21 | 2006-07-04 | Rambus, Inc. | Periodic interface calibration for high speed communication |
JP2005079627A (ja) * | 2003-08-28 | 2005-03-24 | Matsushita Electric Ind Co Ltd | データ受信装置およびデータ伝送システム |
DE10340917B4 (de) * | 2003-09-05 | 2012-03-22 | Qimonda Ag | Verfahren und Vorrichtung zum Überprüfen von Ausgangssignalen einer integrierten Schaltung |
US6924660B2 (en) | 2003-09-08 | 2005-08-02 | Rambus Inc. | Calibration methods and circuits for optimized on-die termination |
KR100951158B1 (ko) | 2003-09-10 | 2010-04-06 | 콸콤 인코포레이티드 | 고속 데이터 인터페이스 |
US20050071707A1 (en) | 2003-09-30 | 2005-03-31 | Hampel Craig E. | Integrated circuit with bi-modal data strobe |
CA2542649A1 (en) | 2003-10-15 | 2005-04-28 | Qualcomm Incorporated | High data rate interface |
US7120743B2 (en) | 2003-10-20 | 2006-10-10 | Micron Technology, Inc. | Arbitration system and method for memory responses in a hub-based memory system |
US7234070B2 (en) * | 2003-10-27 | 2007-06-19 | Micron Technology, Inc. | System and method for using a learning sequence to establish communications on a high-speed nonsynchronous interface in the absence of clock forwarding |
AU2004307162A1 (en) * | 2003-10-29 | 2005-05-12 | Qualcomm Incorporated | High data rate interface |
CN1902886B (zh) | 2003-11-12 | 2011-02-23 | 高通股份有限公司 | 具有改进链路控制的高数据速率接口 |
KR20060096161A (ko) | 2003-11-25 | 2006-09-07 | 콸콤 인코포레이티드 | 향상된 링크 동기화를 제공하는 고속 데이터 레이트인터페이스 |
JP2005156495A (ja) * | 2003-11-28 | 2005-06-16 | Agilent Technol Inc | 時間間隔測定器および補正量決定方法 |
MXPA06006452A (es) | 2003-12-08 | 2006-08-31 | Qualcomm Inc | Interfase de tasa alta de datos con sincronizacion de enlace mejorada. |
US7233164B2 (en) * | 2003-12-17 | 2007-06-19 | Rambus Inc. | Offset cancellation in a multi-level signaling system |
US6980020B2 (en) * | 2003-12-19 | 2005-12-27 | Rambus Inc. | Calibration methods and circuits for optimized on-die termination |
KR100596421B1 (ko) * | 2003-12-22 | 2006-07-07 | 주식회사 하이닉스반도체 | 반도체 메모리 소자 |
FR2870368B1 (fr) * | 2004-01-27 | 2006-12-15 | Atmel Corp | Procede et dispositif pour piloter de multiples peripheriques avec des frequences d'horloge differentes dans un circuit integre |
US7400670B2 (en) | 2004-01-28 | 2008-07-15 | Rambus, Inc. | Periodic calibration for communication channels by drift tracking |
US7158536B2 (en) * | 2004-01-28 | 2007-01-02 | Rambus Inc. | Adaptive-allocation of I/O bandwidth using a configurable interconnect topology |
US7095789B2 (en) | 2004-01-28 | 2006-08-22 | Rambus, Inc. | Communication channel calibration for drift conditions |
US8422568B2 (en) | 2004-01-28 | 2013-04-16 | Rambus Inc. | Communication channel calibration for drift conditions |
US7545899B2 (en) * | 2004-01-30 | 2009-06-09 | Broadcom Corporation | System and method of phase-locking a transmit clock signal phase with a receive clock signal phase |
US7593457B2 (en) * | 2004-01-30 | 2009-09-22 | Broadcom Corporation | Transceiver system and method having a transmit clock signal phase that is phase-locked with a receive clock signal phase |
US7366864B2 (en) | 2004-03-08 | 2008-04-29 | Micron Technology, Inc. | Memory hub architecture having programmable lane widths |
EP2375677B1 (de) | 2004-03-10 | 2013-05-29 | Qualcomm Incorporated | Schnittstellenvorrichtung mit hoher Datenrate und Verfahren |
US6961862B2 (en) | 2004-03-17 | 2005-11-01 | Rambus, Inc. | Drift tracking feedback for communication channels |
AU2005223960B2 (en) | 2004-03-17 | 2009-04-09 | Qualcomm Incorporated | High data rate interface apparatus and method |
WO2005096594A1 (en) | 2004-03-24 | 2005-10-13 | Qualcomm Incorporated | High data rate interface apparatus and method |
US7120723B2 (en) | 2004-03-25 | 2006-10-10 | Micron Technology, Inc. | System and method for memory hub-based expansion bus |
US7590797B2 (en) | 2004-04-08 | 2009-09-15 | Micron Technology, Inc. | System and method for optimizing interconnections of components in a multichip memory module |
US7978754B2 (en) * | 2004-05-28 | 2011-07-12 | Rambus Inc. | Communication channel calibration with nonvolatile parameter store for recovery |
WO2005122509A1 (en) | 2004-06-04 | 2005-12-22 | Qualcomm Incorporated | High data rate interface apparatus and method |
US8650304B2 (en) | 2004-06-04 | 2014-02-11 | Qualcomm Incorporated | Determining a pre skew and post skew calibration data rate in a mobile display digital interface (MDDI) communication system |
US7516029B2 (en) | 2004-06-09 | 2009-04-07 | Rambus, Inc. | Communication channel calibration using feedback |
US7535958B2 (en) * | 2004-06-14 | 2009-05-19 | Rambus, Inc. | Hybrid wired and wireless chip-to-chip communications |
US7587012B2 (en) * | 2004-07-08 | 2009-09-08 | Rambus, Inc. | Dual loop clock recovery circuit |
JP4127684B2 (ja) * | 2004-07-26 | 2008-07-30 | 株式会社東芝 | 半導体集積回路 |
US8270501B2 (en) * | 2004-08-18 | 2012-09-18 | Rambus Inc. | Clocking architectures in high-speed signaling systems |
US7171321B2 (en) | 2004-08-20 | 2007-01-30 | Rambus Inc. | Individual data line strobe-offset control in memory systems |
US7392331B2 (en) | 2004-08-31 | 2008-06-24 | Micron Technology, Inc. | System and method for transmitting data packets in a computer system having a memory hub architecture |
US7301831B2 (en) | 2004-09-15 | 2007-11-27 | Rambus Inc. | Memory systems with variable delays for write data signals |
US7489739B2 (en) * | 2004-09-17 | 2009-02-10 | Rambus, Inc. | Method and apparatus for data recovery |
US7342430B1 (en) * | 2004-10-05 | 2008-03-11 | Kevin Chiang | Write strategy with multi-stage delay cell for providing stable delays on EFM clock |
DE102004052175A1 (de) * | 2004-10-27 | 2006-05-04 | Dr. Johannes Heidenhain Gmbh | Modulares numerisches Steuergerät mit Low-Jitter Synchronisation |
US8699330B2 (en) | 2004-11-24 | 2014-04-15 | Qualcomm Incorporated | Systems and methods for digital data transmission rate control |
US20060161691A1 (en) * | 2004-11-24 | 2006-07-20 | Behnam Katibian | Methods and systems for synchronous execution of commands across a communication link |
US8873584B2 (en) | 2004-11-24 | 2014-10-28 | Qualcomm Incorporated | Digital data interface device |
US8723705B2 (en) | 2004-11-24 | 2014-05-13 | Qualcomm Incorporated | Low output skew double data rate serial encoder |
US8692838B2 (en) | 2004-11-24 | 2014-04-08 | Qualcomm Incorporated | Methods and systems for updating a buffer |
US8667363B2 (en) | 2004-11-24 | 2014-03-04 | Qualcomm Incorporated | Systems and methods for implementing cyclic redundancy checks |
US8539119B2 (en) | 2004-11-24 | 2013-09-17 | Qualcomm Incorporated | Methods and apparatus for exchanging messages having a digital data interface device message format |
US7190198B2 (en) * | 2004-11-30 | 2007-03-13 | Agere Systems Inc. | Voltage controlled delay loop with central interpolator |
US7196567B2 (en) * | 2004-12-20 | 2007-03-27 | Rambus Inc. | Systems and methods for controlling termination resistance values for a plurality of communication channels |
US7543172B2 (en) | 2004-12-21 | 2009-06-02 | Rambus Inc. | Strobe masking in a signaling system having multiple clock domains |
US7236894B2 (en) * | 2004-12-23 | 2007-06-26 | Rambus Inc. | Circuits, systems and methods for dynamic reference voltage calibration |
US7088270B1 (en) * | 2005-01-21 | 2006-08-08 | Rambus, Inc. | Low power, DC-balanced serial link |
US7061406B1 (en) * | 2005-01-21 | 2006-06-13 | Rambus, Inc. | Low power, DC-balanced serial link transmitter |
US7199728B2 (en) * | 2005-01-21 | 2007-04-03 | Rambus, Inc. | Communication system with low power, DC-balanced serial link |
KR100666225B1 (ko) * | 2005-02-17 | 2007-01-09 | 삼성전자주식회사 | 데이지 체인을 형성하는 멀티 디바이스 시스템 및 이의 구동방법 |
US7688672B2 (en) * | 2005-03-14 | 2010-03-30 | Rambus Inc. | Self-timed interface for strobe-based systems |
DE102005013238B4 (de) * | 2005-03-22 | 2015-07-16 | Infineon Technologies Ag | Verfahren und Einrichtung zum Übertragen von Justierinformation für Datenschnittstellen-Treiber eines RAM-Bausteins |
KR100641707B1 (ko) * | 2005-04-08 | 2006-11-03 | 주식회사 하이닉스반도체 | 멀티-포트 메모리 소자 |
KR100641708B1 (ko) * | 2005-04-08 | 2006-11-03 | 주식회사 하이닉스반도체 | 멀티-포트 메모리 소자 |
US7332950B2 (en) * | 2005-06-14 | 2008-02-19 | Micron Technology, Inc. | DLL measure initialization circuit for high frequency operation |
US7389194B2 (en) * | 2005-07-06 | 2008-06-17 | Rambus Inc. | Driver calibration methods and circuits |
US20070016835A1 (en) * | 2005-07-12 | 2007-01-18 | Integrated Device Technology, Inc. | Method and apparatus for parameter adjustment, testing, and configuration |
US8085893B2 (en) | 2005-09-13 | 2011-12-27 | Rambus, Inc. | Low jitter clock recovery circuit |
US7487378B2 (en) * | 2005-09-19 | 2009-02-03 | Ati Technologies, Inc. | Asymmetrical IO method and system |
US7509515B2 (en) * | 2005-09-19 | 2009-03-24 | Ati Technologies, Inc. | Method and system for communicated client phase information during an idle period of a data bus |
US7990646B2 (en) * | 2005-09-30 | 2011-08-02 | Seagate Technology Llc | Data pattern detection using adaptive search windows |
US7366966B2 (en) * | 2005-10-11 | 2008-04-29 | Micron Technology, Inc. | System and method for varying test signal durations and assert times for testing memory devices |
US7321524B2 (en) | 2005-10-17 | 2008-01-22 | Rambus Inc. | Memory controller with staggered request signal output |
US8692839B2 (en) | 2005-11-23 | 2014-04-08 | Qualcomm Incorporated | Methods and systems for updating a buffer |
US8730069B2 (en) | 2005-11-23 | 2014-05-20 | Qualcomm Incorporated | Double data rate serial encoder |
US20070132485A1 (en) * | 2005-12-09 | 2007-06-14 | Elad Alon | Four-wire signaling system |
US7650526B2 (en) * | 2005-12-09 | 2010-01-19 | Rambus Inc. | Transmitter with skew reduction |
US7620839B2 (en) * | 2005-12-13 | 2009-11-17 | Lattice Semiconductor Corporation | Jitter tolerant delay-locked loop circuit |
ATE502441T1 (de) * | 2006-01-03 | 2011-04-15 | Nxp Bv | System und verfahren zur seriellen datenkommunikation |
KR100759786B1 (ko) * | 2006-02-01 | 2007-09-20 | 삼성전자주식회사 | 반도체 장치의 지연동기루프 회로 및 지연동기루프제어방법 |
US7505332B1 (en) | 2006-03-06 | 2009-03-17 | Advanced Micro Devices, Inc. | Input offset correction for asymmetric control of high-speed bidirectional signaling |
US7358771B1 (en) | 2006-03-06 | 2008-04-15 | Advanced Micro Devices, Inc. | System including a single ended switching topology for high-speed bidirectional signaling |
US7506222B1 (en) * | 2006-03-06 | 2009-03-17 | Advanced Micro Devices, Inc. | System for phase tracking and equalization across a byte group for asymmetric control of high-speed bidirectional signaling |
US7729465B2 (en) * | 2006-03-06 | 2010-06-01 | Globalfoundries Inc. | Asymmetric control of high-speed bidirectional signaling |
US7716511B2 (en) * | 2006-03-08 | 2010-05-11 | Freescale Semiconductor, Inc. | Dynamic timing adjustment in a circuit device |
US8121237B2 (en) | 2006-03-16 | 2012-02-21 | Rambus Inc. | Signaling system with adaptive timing calibration |
US7590211B1 (en) * | 2006-04-07 | 2009-09-15 | Altera Corporation | Programmable logic device integrated circuit with communications channels having sharing phase-locked-loop circuitry |
DE102006018871A1 (de) * | 2006-04-24 | 2007-10-25 | OCé PRINTING SYSTEMS GMBH | Verfahren zum Betreiben eines Datenbusses und Datenbussystem |
JP4996880B2 (ja) * | 2006-06-08 | 2012-08-08 | 日本オプネクスト株式会社 | 双方向通信システムおよび校正器 |
US20080062892A1 (en) * | 2006-09-07 | 2008-03-13 | Honeywell International Inc. | High speed bus protocol with programmable scheduler |
US7983373B2 (en) * | 2007-02-07 | 2011-07-19 | Vintomie Networks B.V., Llc | Clock distribution for 10GBase-T analog front end |
TWI379569B (en) * | 2007-03-08 | 2012-12-11 | Sandisk Il Ltd | Bias and random delay cancellation |
US7886174B2 (en) * | 2007-06-27 | 2011-02-08 | Intel Corporation | Memory link training |
US8208593B2 (en) | 2007-11-19 | 2012-06-26 | Rambus Inc. | Partial-rate transfer mode for fixed-clock-rate interface |
WO2009082502A1 (en) | 2007-12-21 | 2009-07-02 | Rambus Inc. | Method and apparatus for calibrating write timing in a memory system |
TWI411294B (zh) * | 2008-05-26 | 2013-10-01 | Realtek Semiconductor Corp | 視訊系統及縮放器 |
US9363469B2 (en) | 2008-07-17 | 2016-06-07 | Ppc Broadband, Inc. | Passive-active terminal adapter and method having automatic return loss control |
CN102165529B (zh) * | 2008-09-30 | 2014-12-31 | 考文森智财管理公司 | 具有输出延迟调整的串联存储器系统 |
JP4656221B2 (ja) * | 2008-09-30 | 2011-03-23 | 株式会社デンソー | 通信装置及びクロック同期式通信システム |
US9647851B2 (en) | 2008-10-13 | 2017-05-09 | Ppc Broadband, Inc. | Ingress noise inhibiting network interface device and method for cable television networks |
US8385219B2 (en) * | 2009-10-09 | 2013-02-26 | John Mezzalingua Associates, Inc. | Upstream bandwidth level measurement device |
US8832767B2 (en) | 2008-10-16 | 2014-09-09 | Ppc Broadband, Inc. | Dynamically configurable frequency band selection device between CATV distribution system and CATV user |
US11910052B2 (en) | 2008-10-21 | 2024-02-20 | Ppc Broadband, Inc. | Entry device for communicating external network signals and in-home network signals |
US8510782B2 (en) | 2008-10-21 | 2013-08-13 | Ppc Broadband, Inc. | CATV entry adapter and method for preventing interference with eMTA equipment from MoCA Signals |
WO2010078383A1 (en) * | 2008-12-31 | 2010-07-08 | Rambus Inc. | Active calibration for high-speed memory devices |
US7971105B2 (en) * | 2009-01-16 | 2011-06-28 | Freescale Semiconductor, Inc. | Device and method for detecting and correcting timing errors |
US8370675B2 (en) * | 2009-01-28 | 2013-02-05 | Mellanox Technologies Ltd. | Precise clock synchronization |
JP5366600B2 (ja) * | 2009-03-16 | 2013-12-11 | キヤノン株式会社 | 画像形成装置 |
US8850256B2 (en) * | 2009-05-18 | 2014-09-30 | Nec Corporation | Communication circuit and communication method |
US8386829B2 (en) * | 2009-06-17 | 2013-02-26 | Macronix International Co., Ltd. | Automatic internal trimming calibration method to compensate process variation |
CN102460972B (zh) * | 2009-06-30 | 2015-10-14 | 拉姆伯斯公司 | 用于调整时钟信号以补偿噪声的方法、系统和集成电路 |
EP2278714B1 (de) * | 2009-07-02 | 2015-09-16 | Nxp B.V. | Leistungsstufe |
JP5676950B2 (ja) * | 2009-08-20 | 2015-02-25 | キヤノン株式会社 | 画像形成装置 |
TWI421694B (zh) * | 2009-08-26 | 2014-01-01 | Asustek Comp Inc | 記憶體控制方法 |
US9069884B2 (en) * | 2009-09-08 | 2015-06-30 | International Business Machines Corporation | Processing special attributes within a file |
US8321719B2 (en) * | 2009-09-25 | 2012-11-27 | Intel Corporation | Efficient clocking scheme for a bidirectional data link |
US8582374B2 (en) * | 2009-12-15 | 2013-11-12 | Intel Corporation | Method and apparatus for dynamically adjusting voltage reference to optimize an I/O system |
US8479247B2 (en) | 2010-04-14 | 2013-07-02 | Ppc Broadband, Inc. | Upstream bandwidth conditioning device |
US8561125B2 (en) | 2010-08-30 | 2013-10-15 | Ppc Broadband, Inc. | Home network frequency conditioning device and method |
US8305835B2 (en) * | 2010-12-14 | 2012-11-06 | Advanced Micro Devices, Inc. | Memory elements having configurable access duty cycles and related operating methods |
WO2012088350A2 (en) | 2010-12-21 | 2012-06-28 | John Mezzalingua Associates, Inc. | Method and apparatus for reducing isolation in a home network |
KR20120110877A (ko) * | 2011-03-30 | 2012-10-10 | 삼성전자주식회사 | 반도체 메모리 장치에서의 라이트 타이밍 측정 가속 방법 및 그에 따른 측정 가속 회로 |
US9008196B2 (en) * | 2011-04-28 | 2015-04-14 | International Business Machines Corporation | Updating interface settings for an interface |
EP2712477B1 (de) * | 2011-05-18 | 2020-05-06 | Citrix Systems, Inc. | Systeme und verfahren für sichere datenhandhabung |
US20130091421A1 (en) * | 2011-10-11 | 2013-04-11 | International Business Machines Corporation | Time relevance within a soft copy document or media object |
US9235537B2 (en) | 2011-10-26 | 2016-01-12 | Rambus Inc. | Drift detection in timing signal forwarded from memory controller to memory device |
US8782458B2 (en) * | 2011-11-29 | 2014-07-15 | Advanced Micro Devices, Inc. | System and method of data communications between electronic devices |
US8892933B2 (en) * | 2012-04-23 | 2014-11-18 | Analog Devices, Inc. | Synchronization of multiple signal converters by transmitting signal conversion data and receiving unique correction values for the respective counters through the same data interface pins |
US8959380B2 (en) | 2012-05-09 | 2015-02-17 | Lenovo Enterprise Solutions (Singapore) Pte. Ltd. | Dynamically optimizing bus frequency of an inter-integrated circuit (‘I2C’) bus |
US8867592B2 (en) | 2012-05-09 | 2014-10-21 | Nxp B.V. | Capacitive isolated voltage domains |
US9007141B2 (en) | 2012-05-23 | 2015-04-14 | Nxp B.V. | Interface for communication between voltage domains |
US9478502B2 (en) * | 2012-07-26 | 2016-10-25 | Micron Technology, Inc. | Device identification assignment and total device number detection |
FR2996084B1 (fr) * | 2012-09-21 | 2014-09-26 | Eurocopter France | Systeme d'echange d'informations chaine comportant plusieurs equipements relies par des bus numeriques durcis |
US8972818B2 (en) * | 2012-10-05 | 2015-03-03 | Qualcomm Incorporated | Algorithm for optimal usage of external memory tuning sequence |
FR2996970B1 (fr) * | 2012-10-16 | 2015-05-15 | Commissariat Energie Atomique | Recepteur uwb a correction de derive temporelle |
US9036764B1 (en) | 2012-12-07 | 2015-05-19 | Rambus Inc. | Clock recovery circuit |
US8680690B1 (en) | 2012-12-07 | 2014-03-25 | Nxp B.V. | Bond wire arrangement for efficient signal transmission |
US9467060B2 (en) * | 2013-04-03 | 2016-10-11 | Nxp B.V. | Capacitive level shifter devices, methods and systems |
US8896377B1 (en) | 2013-05-29 | 2014-11-25 | Nxp B.V. | Apparatus for common mode suppression |
US9454419B2 (en) * | 2013-07-18 | 2016-09-27 | Advanced Micro Devices, Inc. | Partitionable data bus |
US9824728B2 (en) * | 2013-12-16 | 2017-11-21 | Mediatek Inc. | Method for performing memory interface calibration in an electronic device, and associated apparatus and associated memory controller |
KR102214496B1 (ko) | 2014-01-20 | 2021-02-09 | 에스케이하이닉스 주식회사 | 캘리브레이션 회로 및 이를 포함한 반도체 장치 |
US9613665B2 (en) | 2014-03-06 | 2017-04-04 | Mediatek Inc. | Method for performing memory interface control of an electronic device, and associated apparatus |
US9401731B2 (en) | 2014-06-25 | 2016-07-26 | Qualcomm Incorporated | Skew control for three-phase communication |
US9495285B2 (en) | 2014-09-16 | 2016-11-15 | Integrated Device Technology, Inc. | Initiating operation of a timing device using a read only memory (ROM) or a one time programmable non volatile memory (OTP NVM) |
US9553570B1 (en) | 2014-12-10 | 2017-01-24 | Integrated Device Technology, Inc. | Crystal-less jitter attenuator |
US10261697B2 (en) * | 2015-06-08 | 2019-04-16 | Samsung Electronics Co., Ltd. | Storage device and operating method of storage device |
KR102461460B1 (ko) * | 2015-06-08 | 2022-11-02 | 삼성전자주식회사 | 비휘발성 메모리 모듈, 그것을 포함하는 컴퓨팅 시스템 및 그것의 pvt 보상 방법 |
US9954516B1 (en) | 2015-08-19 | 2018-04-24 | Integrated Device Technology, Inc. | Timing device having multi-purpose pin with proactive function |
US9590637B1 (en) | 2015-08-28 | 2017-03-07 | Integrated Device Technology, Inc. | High-speed programmable frequency divider with 50% output duty cycle |
US9847869B1 (en) | 2015-10-23 | 2017-12-19 | Integrated Device Technology, Inc. | Frequency synthesizer with microcode control |
US9614508B1 (en) * | 2015-12-03 | 2017-04-04 | Integrated Device Technology, Inc. | System and method for deskewing output clock signals |
US10622032B2 (en) | 2015-12-08 | 2020-04-14 | Rambus Inc. | Low power signaling interface |
US10075284B1 (en) | 2016-01-21 | 2018-09-11 | Integrated Device Technology, Inc. | Pulse width modulation (PWM) to align clocks across multiple separated cards within a communication system |
US9852039B1 (en) | 2016-02-03 | 2017-12-26 | Integrated Device Technology, Inc | Phase locked loop (PLL) timing device evaluation system and method for evaluating PLL timing devices |
US9859901B1 (en) | 2016-03-08 | 2018-01-02 | Integrated Device Technology, Inc. | Buffer with programmable input/output phase relationship |
US9553602B1 (en) | 2016-03-21 | 2017-01-24 | Integrated Device Technology, Inc. | Methods and systems for analog-to-digital conversion (ADC) using an ultra small capacitor array with full range and sub-range modes |
US9692394B1 (en) | 2016-03-25 | 2017-06-27 | Integrated Device Technology, Inc. | Programmable low power high-speed current steering logic (LPHCSL) driver and method of use |
US9698787B1 (en) | 2016-03-28 | 2017-07-04 | Integrated Device Technology, Inc. | Integrated low voltage differential signaling (LVDS) and high-speed current steering logic (HCSL) circuit and method of use |
US9581973B1 (en) | 2016-03-29 | 2017-02-28 | Integrated Device Technology, Inc. | Dual mode clock using a common resonator and associated method of use |
US9954541B1 (en) | 2016-03-29 | 2018-04-24 | Integrated Device Technology, Inc. | Bulk acoustic wave resonator based fractional frequency synthesizer and method of use |
US9654121B1 (en) | 2016-06-01 | 2017-05-16 | Integrated Device Technology, Inc. | Calibration method and apparatus for phase locked loop circuit |
US9954538B2 (en) * | 2016-06-24 | 2018-04-24 | Invecas, Inc. | Clock alignment scheme for data macros of DDR PHY |
FR3056035A1 (fr) * | 2016-09-14 | 2018-03-16 | Stmicroelectronics (Grenoble 2) Sas | Procede et systeme de gestion de la tension d'alimentation d'un dispositif source usb type c |
US10305495B2 (en) * | 2016-10-06 | 2019-05-28 | Analog Devices, Inc. | Phase control of clock signal based on feedback |
US10445270B2 (en) | 2017-06-09 | 2019-10-15 | Qualcomm Incorporated | Configuring optimal bus turnaround cycles for master-driven serial buses |
US10483956B2 (en) * | 2017-07-20 | 2019-11-19 | Rohm Co., Ltd. | Phase interpolator, timing generator, and semiconductor integrated circuit |
US10373674B2 (en) * | 2017-08-31 | 2019-08-06 | Micron Technology, Inc. | Apparatuses and methods for data transmission offset values in burst transmissions |
US11114112B2 (en) | 2017-09-07 | 2021-09-07 | Google Llc | Low power, high bandwidth, low latency data bus |
KR102368966B1 (ko) | 2017-10-23 | 2022-03-03 | 삼성전자주식회사 | 불휘발성 메모리 장치, 불휘발성 메모리 장치들을 포함하는 스토리지 장치, 그리고 제어기와 불휘발성 메모리 장치들 사이에서 데이터 입력 및 출력 라인들을 트레이닝하는 방법 |
US10908636B2 (en) | 2017-10-31 | 2021-02-02 | Sandisk Technologies Llc | Skew correction for source synchronous systems |
CN109872736B (zh) * | 2017-12-04 | 2021-03-05 | 长鑫存储技术有限公司 | 缓冲电路、时钟树、存储器以及专用集成电路 |
US10923175B2 (en) | 2018-01-31 | 2021-02-16 | Samsung Electronics Co., Ltd. | Memory device adjusting duty cycle and memory system having the same |
US11487605B2 (en) * | 2018-03-14 | 2022-11-01 | Advanced Micro Devices, Inc. | Preemptive signal integrity control |
US11294837B2 (en) * | 2018-08-22 | 2022-04-05 | Google Llc | Dynamic delay calibration of devices attached to bus systems utilizing time-multiplexed clock and data lines |
US11657010B2 (en) | 2018-08-22 | 2023-05-23 | Google Llc | Dynamic timing calibration systems and methods |
US10965442B2 (en) * | 2018-10-02 | 2021-03-30 | Qualcomm Incorporated | Low-power, low-latency time-to-digital-converter-based serial link |
US11276443B2 (en) * | 2018-10-16 | 2022-03-15 | Micron Technology, Inc. | Offset cancellation |
US11483127B2 (en) | 2018-11-18 | 2022-10-25 | Mellanox Technologies, Ltd. | Clock synchronization |
US10778406B2 (en) | 2018-11-26 | 2020-09-15 | Mellanox Technologies, Ltd. | Synthesized clock synchronization between networks devices |
US11283454B2 (en) | 2018-11-26 | 2022-03-22 | Mellanox Technologies, Ltd. | Synthesized clock synchronization between network devices |
US10734983B1 (en) | 2019-02-15 | 2020-08-04 | Apple Inc. | Duty cycle correction with read and write calibration |
US11449439B1 (en) | 2019-07-25 | 2022-09-20 | Rambus Inc. | Fragmented periodic timing calibration |
US11017848B2 (en) * | 2019-10-22 | 2021-05-25 | Samsung Electronics Co., Ltd. | Static random-access memory (SRAM) system with delay tuning and control and a method thereof |
US11543852B2 (en) | 2019-11-07 | 2023-01-03 | Mellanox Technologies, Ltd. | Multihost clock synchronization |
US11615862B2 (en) | 2019-12-19 | 2023-03-28 | Micron Technology, Inc. | Link evaluation for a memory device |
US11070304B1 (en) | 2020-02-25 | 2021-07-20 | Mellanox Technologies, Ltd. | Physical hardware clock chaining |
US11552871B2 (en) | 2020-06-14 | 2023-01-10 | Mellanox Technologies, Ltd. | Receive-side timestamp accuracy |
US11900985B1 (en) * | 2020-09-04 | 2024-02-13 | Rambus Inc. | Clocking architecture supporting multiple data rates and reference edge selection |
US11606427B2 (en) | 2020-12-14 | 2023-03-14 | Mellanox Technologies, Ltd. | Software-controlled clock synchronization of network devices |
US11588609B2 (en) | 2021-01-14 | 2023-02-21 | Mellanox Technologies, Ltd. | Hardware clock with built-in accuracy check |
CN112597729B (zh) * | 2021-03-04 | 2021-06-01 | 新华三半导体技术有限公司 | 一种ddr sdram通道的优化方法、装置和存储芯片 |
KR20220165535A (ko) | 2021-06-08 | 2022-12-15 | 삼성전자주식회사 | 데이터 트레이닝을 수행하는 메모리 컨트롤러, 이를 포함하는 시스템 온 칩 및 메모리 컨트롤러의 동작방법 |
US11907754B2 (en) | 2021-12-14 | 2024-02-20 | Mellanox Technologies, Ltd. | System to trigger time-dependent action |
US11835999B2 (en) | 2022-01-18 | 2023-12-05 | Mellanox Technologies, Ltd. | Controller which adjusts clock frequency based on received symbol rate |
US11706014B1 (en) | 2022-01-20 | 2023-07-18 | Mellanox Technologies, Ltd. | Clock synchronization loop |
US11917045B2 (en) | 2022-07-24 | 2024-02-27 | Mellanox Technologies, Ltd. | Scalable synchronization of network devices |
US20240069744A1 (en) * | 2022-08-27 | 2024-02-29 | Micron Technology, Inc. | Apparatus with signal quality feedback |
TWI812571B (zh) * | 2023-01-18 | 2023-08-11 | 慧榮科技股份有限公司 | 介面電路與記憶體控制器 |
Family Cites Families (151)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US17517A (en) * | 1857-06-09 | Automatic fan | ||
US17642A (en) * | 1857-06-23 | Improved breech-loading fire-arm | ||
US3510585A (en) | 1967-02-02 | 1970-05-05 | Xerox Corp | Multi-level data encoder-decoder with pseudo-random test pattern generation capability |
US4481625A (en) | 1981-10-21 | 1984-11-06 | Elxsi | High speed data bus system |
US4575860A (en) * | 1984-03-12 | 1986-03-11 | At&T Bell Laboratories | Data clock recovery circuit |
EP0253096B1 (de) * | 1986-05-20 | 1995-10-25 | Mitsubishi Denki Kabushiki Kaisha | Verfahren zur Synchronisation der Echtzeituhren in einem Datenübertragungssystem |
EP0258873B1 (de) | 1986-09-01 | 1995-11-22 | Nec Corporation | Serielles Busschnittstellensystem zur Datenübertragung mit einer Zweidrahtleitung als Taktbus und Datenbus |
JPS63276935A (ja) | 1987-02-12 | 1988-11-15 | Seiko Instr & Electronics Ltd | 高速バスアビトレ−シヨン回路 |
US4912706A (en) * | 1988-11-18 | 1990-03-27 | American Telephone And Telegraph Company | Frame synchronization in a network of time multiplexed optical space switches |
US5097489A (en) * | 1989-05-19 | 1992-03-17 | Tucci Patrick A | Method for incorporating window strobe in a data synchronizer |
KR910009808B1 (ko) * | 1989-06-13 | 1991-11-30 | 한국전기통신공사 | 디지틀 자동 위상 제어 리타이밍 회로 |
JP2754779B2 (ja) | 1989-08-30 | 1998-05-20 | 日本電気株式会社 | Lsi内蔵基準電流源回路 |
JP3087907B2 (ja) | 1990-02-16 | 2000-09-18 | エフ.ホフマン ― ラ ロシュ アーゲー | ポリメラーゼチェイン反応の特異性と簡便性の改良 |
IL96808A (en) | 1990-04-18 | 1996-03-31 | Rambus Inc | Introductory / Origin Circuit Agreed Using High-Performance Brokerage |
JPH04117709A (ja) | 1990-09-03 | 1992-04-17 | Nec Ic Microcomput Syst Ltd | 定電流回路 |
JP2566137Y2 (ja) | 1991-04-03 | 1998-03-25 | 株式会社日立工機原町 | 超仕上かんな盤におけるガイド支持装置 |
US5498990A (en) * | 1991-11-05 | 1996-03-12 | Monolithic System Technology, Inc. | Reduced CMOS-swing clamping circuit for bus lines |
US5355391A (en) | 1992-03-06 | 1994-10-11 | Rambus, Inc. | High speed bus system |
WO1993018463A1 (en) | 1992-03-06 | 1993-09-16 | Rambus, Inc. | Method and circuitry for minimizing clock-data skew in a bus system |
US5254883A (en) | 1992-04-22 | 1993-10-19 | Rambus, Inc. | Electrical current source circuitry for a bus |
USRE38482E1 (en) * | 1992-05-28 | 2004-03-30 | Rambus Inc. | Delay stage circuitry for a ring oscillator |
US5560000A (en) * | 1992-05-28 | 1996-09-24 | Texas Instruments Incorporated | Time skewing arrangement for operating memory in synchronism with a data processor |
US5485490A (en) | 1992-05-28 | 1996-01-16 | Rambus, Inc. | Method and circuitry for clock synchronization |
US5590292A (en) * | 1992-12-08 | 1996-12-31 | Compaq Computer Corporation | Scalable tree structured high speed input/output subsystem architecture |
US5376833A (en) * | 1992-12-11 | 1994-12-27 | Texas Instruments Incorporated | Current driver circuit |
US5724392A (en) | 1993-10-04 | 1998-03-03 | Siemens Business Communication Systems, Inc. | Automatic path delay compensation system |
US6276844B1 (en) * | 1993-12-06 | 2001-08-21 | International Business Machines Corporation | Clustered, buffered simms and assemblies thereof |
US5498900A (en) * | 1993-12-22 | 1996-03-12 | Honeywell Inc. | Semiconductor package with weldable ceramic lid |
KR960009539B1 (en) | 1993-12-27 | 1996-07-20 | Hyundai Electronics Ind | Apparatus for synchronizing time using satellite |
WO1995022206A1 (en) | 1994-02-15 | 1995-08-17 | Rambus, Inc. | Delay-locked loop |
US5554945A (en) | 1994-02-15 | 1996-09-10 | Rambus, Inc. | Voltage controlled phase shifter with unlimited range |
US5579352A (en) * | 1994-04-06 | 1996-11-26 | National Semiconductor Corporation | Simplified window de-skewing in a serial data receiver |
JPH0862308A (ja) * | 1994-08-22 | 1996-03-08 | Advantest Corp | 半導体試験装置の測定信号のタイミング校正方法及びその回路 |
US5763283A (en) * | 1994-10-12 | 1998-06-09 | Sandia Corporation | Method and apparatus for phase for and amplitude detection |
US5489862A (en) * | 1994-11-18 | 1996-02-06 | Texas Instruments Incorporated | Output driver with slew and skew rate control |
US5577236A (en) * | 1994-12-30 | 1996-11-19 | International Business Machines Corporation | Memory controller for reading data from synchronous RAM |
US5801985A (en) * | 1995-07-28 | 1998-09-01 | Micron Technology, Inc. | Memory system having programmable control parameters |
US5706447A (en) * | 1995-08-11 | 1998-01-06 | Dell Usa, L.P. | System for automatic reconfiguration termination to multi-processor bus without added expense of removable termination module |
US5742840A (en) | 1995-08-16 | 1998-04-21 | Microunity Systems Engineering, Inc. | General purpose, multiple precision parallel operation, programmable media processor |
US5619158A (en) | 1995-08-18 | 1997-04-08 | International Business Machines Corp. | Hierarchical clocking system using adaptive feedback |
US5671259A (en) * | 1995-08-24 | 1997-09-23 | Northern Telecom Limited | Clock recovery circuit |
US5684421A (en) | 1995-10-13 | 1997-11-04 | Credence Systems Corporation | Compensated delay locked loop timing vernier |
TW318932B (de) * | 1995-12-28 | 1997-11-01 | Hitachi Ltd | |
US5604694A (en) * | 1996-01-16 | 1997-02-18 | Vlsi Technology, Inc. | Charge pump addressing |
US5860080A (en) | 1996-03-19 | 1999-01-12 | Apple Computer, Inc. | Multicasting system for selecting a group of memory devices for operation |
US5940785A (en) * | 1996-04-29 | 1999-08-17 | International Business Machines Corporation | Performance-temperature optimization by cooperatively varying the voltage and frequency of a circuit |
JP2852240B2 (ja) | 1996-05-30 | 1999-01-27 | 埼玉日本電気株式会社 | 間欠受信装置 |
US6009487A (en) * | 1996-05-31 | 1999-12-28 | Rambus Inc. | Method and apparatus for setting a current of an output driver for the high speed bus |
JP4117709B2 (ja) | 1996-07-19 | 2008-07-16 | 三甲株式会社 | 合成樹脂製パレット |
US5742798A (en) * | 1996-08-09 | 1998-04-21 | International Business Machines Corporation | Compensation of chip to chip clock skew |
TW340262B (en) * | 1996-08-13 | 1998-09-11 | Fujitsu Ltd | Semiconductor device, system consisting of semiconductor devices and digital delay circuit |
US6567903B1 (en) * | 1996-08-23 | 2003-05-20 | Emc Corporation | Data storage system having master/slave addressable memories |
US5838204A (en) * | 1996-09-11 | 1998-11-17 | Oki America, Inc. | Phase locked loop with multiple, programmable, operating frequencies, and an efficient phase locked loop layout method |
US5897656A (en) * | 1996-09-16 | 1999-04-27 | Corollary, Inc. | System and method for maintaining memory coherency in a computer system having multiple system buses |
US5892981A (en) * | 1996-10-10 | 1999-04-06 | Hewlett-Packard Company | Memory system and device |
US5872736A (en) | 1996-10-28 | 1999-02-16 | Micron Technology, Inc. | High speed input buffer |
JP3602939B2 (ja) * | 1996-11-19 | 2004-12-15 | 松下電器産業株式会社 | 半導体記憶装置 |
US5949254A (en) | 1996-11-26 | 1999-09-07 | Micron Technology, Inc. | Adjustable output driver circuit |
US6115318A (en) * | 1996-12-03 | 2000-09-05 | Micron Technology, Inc. | Clock vernier adjustment |
US5793815A (en) * | 1996-12-13 | 1998-08-11 | International Business Machines Corporation | Calibrated multi-voltage level signal transmission system |
JP3455040B2 (ja) | 1996-12-16 | 2003-10-06 | 株式会社日立製作所 | ソースクロック同期式メモリシステムおよびメモリユニット |
US5923611A (en) * | 1996-12-20 | 1999-07-13 | Micron Technology, Inc. | Memory having a plurality of external clock signal inputs |
US5838177A (en) | 1997-01-06 | 1998-11-17 | Micron Technology, Inc. | Adjustable output driver circuit having parallel pull-up and pull-down elements |
US5943263A (en) * | 1997-01-08 | 1999-08-24 | Micron Technology, Inc. | Apparatus and method for programming voltage protection in a non-volatile memory system |
US5991221A (en) * | 1998-01-30 | 1999-11-23 | Hitachi, Ltd. | Microcomputer and microprocessor having flash memory operable from single external power supply |
US5920518A (en) | 1997-02-11 | 1999-07-06 | Micron Technology, Inc. | Synchronous clock generator including delay-locked loop |
US5940608A (en) | 1997-02-11 | 1999-08-17 | Micron Technology, Inc. | Method and apparatus for generating an internal clock signal that is synchronized to an external clock signal |
US5852378A (en) | 1997-02-11 | 1998-12-22 | Micron Technology, Inc. | Low-skew differential signal converter |
US6104209A (en) | 1998-08-27 | 2000-08-15 | Micron Technology, Inc. | Low skew differential receiver with disable feature |
US5946244A (en) | 1997-03-05 | 1999-08-31 | Micron Technology, Inc. | Delay-locked loop with binary-coupled capacitor |
US5870347A (en) | 1997-03-11 | 1999-02-09 | Micron Technology, Inc. | Multi-bank memory input/output line selection |
US5831929A (en) | 1997-04-04 | 1998-11-03 | Micron Technology, Inc. | Memory device with staggered data paths |
US6442213B1 (en) * | 1997-04-22 | 2002-08-27 | Silicon Laboratories Inc. | Digital isolation system with hybrid circuit in ADC calibration loop |
JP3420018B2 (ja) * | 1997-04-25 | 2003-06-23 | 株式会社東芝 | データレシーバ |
US5946712A (en) * | 1997-06-04 | 1999-08-31 | Oak Technology, Inc. | Apparatus and method for reading data from synchronous memory |
US5996043A (en) | 1997-06-13 | 1999-11-30 | Micron Technology, Inc. | Two step memory device command buffer apparatus and method and memory devices and computer systems using same |
US5825711A (en) | 1997-06-13 | 1998-10-20 | Micron Technology, Inc. | Method and system for storing and processing multiple memory addresses |
US6014759A (en) | 1997-06-13 | 2000-01-11 | Micron Technology, Inc. | Method and apparatus for transferring test data from a memory array |
US6094704A (en) | 1997-06-17 | 2000-07-25 | Micron Technology, Inc. | Memory device with pipelined address path |
US6032274A (en) | 1997-06-20 | 2000-02-29 | Micron Technology, Inc. | Method and apparatus for compressed data testing of more than one memory array |
US5935263A (en) | 1997-07-01 | 1999-08-10 | Micron Technology, Inc. | Method and apparatus for memory array compressed data testing |
US5953284A (en) * | 1997-07-09 | 1999-09-14 | Micron Technology, Inc. | Method and apparatus for adaptively adjusting the timing of a clock signal used to latch digital signals, and memory device using same |
US6292903B1 (en) * | 1997-07-09 | 2001-09-18 | International Business Machines Corporation | Smart memory interface |
US6032220A (en) | 1997-07-18 | 2000-02-29 | Micron Technology, Inc. | Memory device with dual timing and signal latching control |
US6240100B1 (en) * | 1997-07-31 | 2001-05-29 | Motorola, Inc. | Cellular TDMA base station receiver with dynamic DC offset correction |
US6442644B1 (en) * | 1997-08-11 | 2002-08-27 | Advanced Memory International, Inc. | Memory system having synchronous-link DRAM (SLDRAM) devices and controller |
US5926034A (en) | 1997-08-14 | 1999-07-20 | Micron Technology, Inc. | Fuse option for multiple logic families on the same die |
US6011732A (en) | 1997-08-20 | 2000-01-04 | Micron Technology, Inc. | Synchronous clock generator including a compound delay-locked loop |
US5930182A (en) * | 1997-08-22 | 1999-07-27 | Micron Technology, Inc. | Adjustable delay circuit for setting the speed grade of a semiconductor device |
JP3211739B2 (ja) * | 1997-08-25 | 2001-09-25 | 日本電気株式会社 | 半導体記憶装置 |
US6094075A (en) | 1997-08-29 | 2000-07-25 | Rambus Incorporated | Current control technique |
US5940609A (en) | 1997-08-29 | 1999-08-17 | Micorn Technology, Inc. | Synchronous clock generator including a false lock detector |
US6101197A (en) | 1997-09-18 | 2000-08-08 | Micron Technology, Inc. | Method and apparatus for adjusting the timing of signals over fine and coarse ranges |
US6144712A (en) * | 1997-10-09 | 2000-11-07 | Broadcom Corporation | Variable rate modulator |
US6000022A (en) | 1997-10-10 | 1999-12-07 | Micron Technology, Inc. | Method and apparatus for coupling signals between two circuits operating in different clock domains |
US6513103B1 (en) * | 1997-10-10 | 2003-01-28 | Rambus Inc. | Method and apparatus for adjusting the performance of a synchronous memory system |
JP4578676B2 (ja) | 1997-10-10 | 2010-11-10 | ラムバス・インコーポレーテッド | デバイスのタイミングを補償する装置及び方法 |
US5889726A (en) | 1997-11-17 | 1999-03-30 | Micron Electronics, Inc. | Apparatus for providing additional latency for synchronously accessed memory |
US6003118A (en) * | 1997-12-16 | 1999-12-14 | Acer Laboratories Inc. | Method and apparatus for synchronizing clock distribution of a data processing system |
US5959929A (en) | 1997-12-29 | 1999-09-28 | Micron Technology, Inc. | Method for writing to multiple banks of a memory device |
US6606286B1 (en) * | 1998-01-05 | 2003-08-12 | Mitburri Electric Co., Ltd | Tln signal generating apparatus used in optical disc drive and optical disc drive equipped with the apparatus, and optical disc drive equipped with amplitude adjusting apparatus for tracking error signal |
JPH11203881A (ja) * | 1998-01-12 | 1999-07-30 | Mitsubishi Electric Corp | データ読み出し回路 |
JPH11203864A (ja) | 1998-01-14 | 1999-07-30 | Mitsubishi Electric Corp | 同期型半導体記憶装置 |
JP4031859B2 (ja) * | 1998-02-03 | 2008-01-09 | 富士通株式会社 | 半導体装置 |
US6025718A (en) * | 1998-04-07 | 2000-02-15 | Hushek; Stephen G. | RF power calibration for an MRI system using local coils |
US6678801B1 (en) * | 1998-04-17 | 2004-01-13 | Terraforce Technologies Corp. | DSP with distributed RAM structure |
US6029252A (en) | 1998-04-17 | 2000-02-22 | Micron Technology, Inc. | Method and apparatus for generating multi-phase clock signals, and circuitry, memory devices, and computer systems using same |
JP3727778B2 (ja) * | 1998-05-07 | 2005-12-14 | 株式会社東芝 | データ高速転送同期システム及びデータ高速転送同期方法 |
US6016282A (en) | 1998-05-28 | 2000-01-18 | Micron Technology, Inc. | Clock vernier adjustment |
US6094727A (en) | 1998-06-23 | 2000-07-25 | Micron Technology, Inc. | Method and apparatus for controlling the data rate of a clocking circuit |
JP4267092B2 (ja) * | 1998-07-07 | 2009-05-27 | 富士通株式会社 | 時刻同期方法 |
US6510503B2 (en) | 1998-07-27 | 2003-01-21 | Mosaid Technologies Incorporated | High bandwidth memory interface |
US6282210B1 (en) * | 1998-08-12 | 2001-08-28 | Staktek Group L.P. | Clock driver with instantaneously selectable phase and method for use in data communication systems |
JP2000137983A (ja) * | 1998-08-26 | 2000-05-16 | Toshiba Corp | 半導体記憶装置 |
US6304623B1 (en) * | 1998-09-03 | 2001-10-16 | Time Domain Corporation | Precision timing generator system and method |
US6029250A (en) | 1998-09-09 | 2000-02-22 | Micron Technology, Inc. | Method and apparatus for adaptively adjusting the timing offset between a clock signal and digital signals transmitted coincident with that clock signal, and memory device and system using same |
US6560674B1 (en) * | 1998-10-14 | 2003-05-06 | Hitachi, Ltd. | Data cache system |
US6236623B1 (en) | 1998-10-16 | 2001-05-22 | Moore Industries | System and method for synchronizing clocks in a plurality of devices across a communication channel |
US6232806B1 (en) | 1998-10-21 | 2001-05-15 | International Business Machines Corporation | Multiple-mode clock distribution apparatus and method with adaptive skew compensation |
US6101612A (en) | 1998-10-30 | 2000-08-08 | Micron Technology, Inc. | Apparatus for aligning clock and data signals received from a RAM |
US6108795A (en) | 1998-10-30 | 2000-08-22 | Micron Technology, Inc. | Method for aligning clock and data signals received from a RAM |
JP2000148656A (ja) * | 1998-11-09 | 2000-05-30 | Mitsubishi Electric Corp | メモリシステム |
US6430696B1 (en) * | 1998-11-30 | 2002-08-06 | Micron Technology, Inc. | Method and apparatus for high speed data capture utilizing bit-to-bit timing correction, and memory device using same |
US6353364B1 (en) * | 1998-12-22 | 2002-03-05 | Ericsson Inc. | Digitally gain controllable amplifiers with analog gain control input, on-chip decoder and programmable gain distribution |
US6564284B2 (en) * | 1998-12-23 | 2003-05-13 | Micron Technology, Inc. | Apparatus for controlling a multibank memory device |
US6282145B1 (en) * | 1999-01-14 | 2001-08-28 | Silicon Storage Technology, Inc. | Array architecture and operating methods for digital multilevel nonvolatile memory integrated circuit system |
US5986955A (en) | 1999-01-19 | 1999-11-16 | Micron Technology , Inc. | Method and apparatus for hiding data path equilibration time |
US6212109B1 (en) * | 1999-02-13 | 2001-04-03 | Integrated Device Technology, Inc. | Dynamic memory array having write data applied to selected bit line sense amplifiers before sensing to write associated selected memory cells |
US6470060B1 (en) * | 1999-03-01 | 2002-10-22 | Micron Technology, Inc. | Method and apparatus for generating a phase dependent control signal |
TW457430B (en) * | 1999-03-02 | 2001-10-01 | Via Tech Inc | Memory access control device |
US6629250B2 (en) * | 1999-04-23 | 2003-09-30 | Cray Inc. | Adjustable data delay using programmable clock shift |
US6426984B1 (en) | 1999-05-07 | 2002-07-30 | Rambus Incorporated | Apparatus and method for reducing clock signal phase skew in a master-slave system with multiple latent clock cycles |
US6507808B1 (en) * | 1999-06-23 | 2003-01-14 | International Business Machines Corporation | Hardware logic verification data transfer checking apparatus and method therefor |
US6775328B1 (en) * | 1999-08-11 | 2004-08-10 | Rambus Inc. | High-speed communication system with a feedback synchronization loop |
US6681283B1 (en) * | 1999-08-12 | 2004-01-20 | Mips Technologies, Inc. | Coherent data apparatus for an on-chip split transaction system bus |
US6233294B1 (en) | 1999-08-17 | 2001-05-15 | Richard Bowers | Method and apparatus for accomplishing high bandwidth serial communication between semiconductor devices |
US6493803B1 (en) * | 1999-08-23 | 2002-12-10 | Advanced Micro Devices, Inc. | Direct memory access controller with channel width configurability support |
US6486806B1 (en) * | 1999-09-09 | 2002-11-26 | Cirrus Logic, Inc. | Systems and methods for adaptive auto-calibration of Radix<2 A/D SAR converters with internally generated stimuli |
US6448845B2 (en) * | 1999-09-30 | 2002-09-10 | Koninklijke Philips Electronics N.V. | Trimmable reference generator |
US6889284B1 (en) * | 1999-10-19 | 2005-05-03 | Intel Corporation | Method and apparatus for supporting SDRAM memory |
US6321282B1 (en) * | 1999-10-19 | 2001-11-20 | Rambus Inc. | Apparatus and method for topography dependent signaling |
US6611905B1 (en) * | 2000-06-29 | 2003-08-26 | International Business Machines Corporation | Memory interface with programable clock to output time based on wide range of receiver loads |
US6928571B1 (en) * | 2000-09-15 | 2005-08-09 | Intel Corporation | Digital system of adjusting delays on circuit boards |
US6553472B2 (en) * | 2001-01-12 | 2003-04-22 | Sun Microsystems, Inc. | Method for programming clock delays, command delays, read command parameter delays, and write command parameter delays of a memory controller in a high performance microprocessor |
US6970988B1 (en) * | 2001-07-19 | 2005-11-29 | Chung Shine C | Algorithm mapping, specialized instructions and architecture features for smart memory computing |
US6807614B2 (en) * | 2001-07-19 | 2004-10-19 | Shine C. Chung | Method and apparatus for using smart memories in computing |
KR100414943B1 (ko) * | 2001-12-28 | 2004-01-16 | 엘지전자 주식회사 | 콤팩트 피씨아이에 기반한 다중 처리 시스템에서의 클럭분배 장치 및 방법 |
US6804764B2 (en) * | 2002-01-22 | 2004-10-12 | Mircron Technology, Inc. | Write clock and data window tuning based on rank select |
US7076377B2 (en) * | 2003-02-11 | 2006-07-11 | Rambus Inc. | Circuit, apparatus and method for capturing a representation of a waveform from a clock-data recovery (CDR) unit |
JP4015986B2 (ja) * | 2003-11-12 | 2007-11-28 | 沖電気工業株式会社 | 半導体集積回路装置 |
US7224595B2 (en) * | 2004-07-30 | 2007-05-29 | International Business Machines Corporation | 276-Pin buffered memory module with enhanced fault tolerance |
-
1999
- 1999-10-19 US US09/421,073 patent/US6643787B1/en not_active Expired - Lifetime
-
2000
- 2000-10-12 EP EP07119986A patent/EP1879095B1/de not_active Expired - Lifetime
- 2000-10-12 AT AT07119986T patent/ATE526622T1/de not_active IP Right Cessation
- 2000-10-12 DE DE60045399T patent/DE60045399D1/de not_active Expired - Lifetime
- 2000-10-12 WO PCT/US2000/028134 patent/WO2001029680A1/en active IP Right Grant
- 2000-10-12 EP EP10178567A patent/EP2264614B1/de not_active Expired - Lifetime
- 2000-10-12 EP EP20100178143 patent/EP2264613A3/de not_active Ceased
- 2000-10-12 EP EP10178139A patent/EP2278473B1/de not_active Expired - Lifetime
- 2000-10-12 AU AU10801/01A patent/AU1080101A/en not_active Abandoned
- 2000-10-12 DE DE60027038T patent/DE60027038T2/de not_active Expired - Lifetime
- 2000-10-12 DE DE20023766U patent/DE20023766U1/de not_active Expired - Lifetime
- 2000-10-12 EP EP10177780.3A patent/EP2264612B1/de not_active Expired - Lifetime
- 2000-10-12 EP EP05023820A patent/EP1624362B1/de not_active Expired - Lifetime
- 2000-10-12 EP EP00972087A patent/EP1226507B1/de not_active Revoked
-
2003
- 2003-10-13 US US10/684,618 patent/US7042914B2/en not_active Expired - Fee Related
- 2003-11-03 US US10/700,655 patent/US6950956B2/en not_active Expired - Lifetime
-
2006
- 2006-01-05 US US11/327,213 patent/US7535933B2/en not_active Expired - Fee Related
-
2009
- 2009-04-27 US US12/430,836 patent/US8170067B2/en not_active Expired - Lifetime
-
2012
- 2012-04-13 US US13/447,080 patent/US8630317B2/en not_active Expired - Fee Related
-
2014
- 2014-01-13 US US14/154,068 patent/US8948212B2/en not_active Expired - Fee Related
-
2015
- 2015-02-03 US US14/613,276 patent/US9164933B2/en not_active Expired - Fee Related
- 2015-09-21 US US14/859,991 patent/US9405678B2/en not_active Expired - Fee Related
-
2016
- 2016-07-29 US US15/222,987 patent/US9785589B2/en not_active Expired - Fee Related
-
2017
- 2017-09-13 US US15/702,987 patent/US10310999B2/en not_active Expired - Fee Related
Also Published As
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE60027038D1 (de) | Bussystem optimierung | |
DE69941697D1 (de) | Transferoptimierung von datenpaketen zwischen lans | |
DE69626404D1 (de) | Drahtloses verteiltes datenpaketübertragungssystem | |
DE69603184T2 (de) | Modularstecker für datenübertragung hoher geschwindigkeit | |
DE69728644D1 (de) | Prozesssteuerung mit datenbusprotokoll | |
DE69523984D1 (de) | Datenübertragungssystem | |
DE3787494T2 (de) | Datenübertragungssteuerungssystem. | |
DE68928602T2 (de) | Datenübertragungssteuerungsverfahren | |
DE69615044T2 (de) | Datensender, datenempfänger und datenübertragungssteuerung | |
NO981839L (no) | Anordning for styring av et dreiemomentoverf°ringssystem | |
DE69527291D1 (de) | Schnelles datenübertragungssystem | |
DK142497A (da) | Seriel, bidirektional fremgangsmåde til dataoverføring | |
DE59611224D1 (de) | Datenübertragungssystem | |
NO20024538D0 (no) | Overföring av kontrollinformasjon | |
NO974268D0 (no) | Link-protokoll for overföring av data mellom prosessorer | |
FR2802668B1 (fr) | Procede de transfert securise de donnees | |
FR2802669B1 (fr) | Procede non deterministe de transfert securise de donnees | |
NO20000053L (no) | FremgangsmÕte til dataoverføring | |
GB2370185B (en) | Communications bridge for circuit switched data transfer simulation | |
FI990936A (fi) | Menetelmä datan tarkastamiseksi | |
DE29904716U1 (de) | Daten-Transfer- mit Steuerungs-System für Fahrzeuge | |
DE69802536T2 (de) | Format zum informationstransfer zwischen geräten | |
NO20001923D0 (no) | Fremgangsmõte for overføring av informasjon | |
SE9902885D0 (sv) | Trådlösa sändare till datakrets | |
DE69731191D1 (de) | Datenübertragung mittels trägerfreier qam |