DE60100612D1 - Synchrone Halbleiterspeichervorrichtung - Google Patents

Synchrone Halbleiterspeichervorrichtung

Info

Publication number
DE60100612D1
DE60100612D1 DE60100612T DE60100612T DE60100612D1 DE 60100612 D1 DE60100612 D1 DE 60100612D1 DE 60100612 T DE60100612 T DE 60100612T DE 60100612 T DE60100612 T DE 60100612T DE 60100612 D1 DE60100612 D1 DE 60100612D1
Authority
DE
Germany
Prior art keywords
memory device
semiconductor memory
synchronous semiconductor
synchronous
semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE60100612T
Other languages
English (en)
Other versions
DE60100612T2 (de
Inventor
Kazunori Maeda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Micron Memory Japan Ltd
Original Assignee
NEC Electronics Corp
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Electronics Corp, NEC Corp filed Critical NEC Electronics Corp
Publication of DE60100612D1 publication Critical patent/DE60100612D1/de
Application granted granted Critical
Publication of DE60100612T2 publication Critical patent/DE60100612T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • G11C7/222—Clock generating, synchronizing or distributing circuits within memory device
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/4076—Timing circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409—Read-write [R-W] circuits 
    • G11C11/4093—Input/output [I/O] data interface arrangements, e.g. data buffers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/50—Marginal testing, e.g. race, voltage or current testing
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1072—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers for memories with random access ports synchronised on clock signal pulse trains, e.g. synchronous memories, self timed memories
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
DE60100612T 2000-05-29 2001-05-28 Synchrone Halbleiterspeichervorrichtung Expired - Fee Related DE60100612T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2000158099 2000-05-29
JP2000158099A JP3645791B2 (ja) 2000-05-29 2000-05-29 同期型半導体記憶装置

Publications (2)

Publication Number Publication Date
DE60100612D1 true DE60100612D1 (de) 2003-09-25
DE60100612T2 DE60100612T2 (de) 2004-06-17

Family

ID=18662623

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60100612T Expired - Fee Related DE60100612T2 (de) 2000-05-29 2001-05-28 Synchrone Halbleiterspeichervorrichtung

Country Status (6)

Country Link
US (1) US6456561B2 (de)
EP (1) EP1168369B1 (de)
JP (1) JP3645791B2 (de)
KR (1) KR100411469B1 (de)
DE (1) DE60100612T2 (de)
TW (1) TW507215B (de)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6667917B1 (en) * 2001-06-15 2003-12-23 Artisan Components, Inc. System and method for identification of faulty or weak memory cells under simulated extreme operating conditions
JP4215443B2 (ja) 2002-04-05 2009-01-28 富士通株式会社 ダイナミックバーンイン装置用アダプタ・カードおよびダイナミックバーンイン装置
KR100493027B1 (ko) 2002-10-01 2005-06-07 삼성전자주식회사 외부클럭의 주파수 체배기와 테스트 데이터의 출력버퍼를 구비하는 반도체 장치 및 반도체 장치의 테스트 방법
KR100498501B1 (ko) * 2003-06-04 2005-07-01 삼성전자주식회사 내부 클럭 신호의 특성 검증을 위한 바이패스 회로를가지는 반도체 메모리 장치
KR100657830B1 (ko) * 2005-01-24 2006-12-14 삼성전자주식회사 반도체 메모리 장치의 테스트 장치 및 방법
US7587645B2 (en) * 2005-01-24 2009-09-08 Samsung Electronics Co., Ltd. Input circuit of semiconductor memory device and test system having the same
KR100663362B1 (ko) 2005-05-24 2007-01-02 삼성전자주식회사 반도체 메모리 장치 및 이 장치의 데이터 라이트 및 리드방법
KR100656455B1 (ko) * 2005-12-27 2006-12-11 주식회사 하이닉스반도체 반도체 메모리의 액티브 싸이클 제어장치 및 방법
JP2008052803A (ja) * 2006-08-23 2008-03-06 Toshiba Corp 不揮発性半導体記憶装置
JP2010003388A (ja) * 2008-06-23 2010-01-07 Elpida Memory Inc 半導体記憶装置およびそのテスト方法
JP2010198715A (ja) * 2009-02-27 2010-09-09 Elpida Memory Inc 半導体記憶装置
KR20130015725A (ko) * 2011-08-04 2013-02-14 에스케이하이닉스 주식회사 반도체 메모리 장치를 포함하는 시스템-인 패키지 및 시스템-인 패키지의 입출력 핀 확인방법
US8612815B2 (en) 2011-12-16 2013-12-17 International Business Machines Corporation Asynchronous circuit with an at-speed built-in self-test (BIST) architecture
US8917566B2 (en) 2012-04-11 2014-12-23 International Business Machines Corporation Bypass structure for a memory device and method to reduce unknown test values
US9614436B2 (en) * 2013-04-10 2017-04-04 Linear Technology Corporation Circuit and method for dynamic switching frequency adjustment in a power converter
KR102355437B1 (ko) * 2017-05-11 2022-01-26 에스케이하이닉스 주식회사 클럭 생성 회로를 포함하는 반도체 장치 및 반도체 시스템

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0475588B1 (de) * 1990-08-17 1996-06-26 STMicroelectronics, Inc. Halbleiter-Speicher mit unterdrücktem Testmodus-Eingang während des Strom-Einschaltens
EP0640986A1 (de) * 1993-08-26 1995-03-01 Siemens Aktiengesellschaft Halbleiterspeicheranordnung und Verfahren zum Testen dieser Halbleiterspeicheranordnung
JPH09161476A (ja) * 1995-10-04 1997-06-20 Toshiba Corp 半導体メモリ及びそのテスト回路、並びにデ−タ転送システム
JP2833563B2 (ja) * 1996-01-23 1998-12-09 日本電気株式会社 半導体記憶装置
KR100211609B1 (ko) * 1997-06-30 1999-08-02 윤종용 이중에지 클록을 사용한 집적회로 소자 검사방법
JPH11213696A (ja) 1998-01-29 1999-08-06 Mitsubishi Electric Corp ダイナミックｒａｍ及び当該ダイナミックｒａｍを用いたバーンインテスト方法
AU1913500A (en) * 1998-11-25 2000-06-13 Nanopower, Inc. Improved flip-flops and other logic circuits and techniques for improving layouts of integrated circuits
JP4748828B2 (ja) * 1999-06-22 2011-08-17 ルネサスエレクトロニクス株式会社 半導体記憶装置

Also Published As

Publication number Publication date
US20010048634A1 (en) 2001-12-06
JP3645791B2 (ja) 2005-05-11
EP1168369A2 (de) 2002-01-02
TW507215B (en) 2002-10-21
US6456561B2 (en) 2002-09-24
DE60100612T2 (de) 2004-06-17
EP1168369A3 (de) 2002-08-21
KR100411469B1 (ko) 2003-12-18
EP1168369B1 (de) 2003-08-20
KR20010107787A (ko) 2001-12-07
JP2001344994A (ja) 2001-12-14

Similar Documents

Publication Publication Date Title
DE60129073D1 (de) Halbleiterspeicheranordnung
DE60102257D1 (de) Halbleiterspeicheranordnung
DE60121865D1 (de) Nichtflüchtige Halbleiterspeicheranordnung
DE60126383D1 (de) Nichtflüchtige Halbleiterspeicheranordnung
DE50112868D1 (de) Halbleiter-chip
DE60122045D1 (de) Nichtflüchtige Halbleiterspeicheranordnung
DE60238891D1 (de) Halbleiterspeicheranordnung
DE60222354D1 (de) Halbleiterspeicheranordnung
DE60100716D1 (de) Nichtflüchtige Halbleiterspeicher
DE60032644D1 (de) Halbleiter-speicherbaustein
DE69937739D1 (de) Halbleitervorrichtung
DE60142141D1 (de) Halbleiterbauelement
GB2373906B (en) Semiconductor memory device
DE60100612D1 (de) Synchrone Halbleiterspeichervorrichtung
DE60005959D1 (de) Halbleiteranordnung
DE60037846D1 (de) Synchronhalbleiterspeicheranordnung
DE69823753D1 (de) Synchrone Halbleiterspeicheranordnung
DE10191585B8 (de) Halbleitervorrichtung
DE60218009D1 (de) Halbleiterspeichervorrichtung
DE60107174D1 (de) Halbleiterspeicheranordnung
DE60016104D1 (de) Nichtflüchtige Halbleiterspeicheranordnung
DE60229712D1 (de) Halbleiterspeicher
DE60033598D1 (de) Halbleiterspeichervorrichtung
DE60115745D1 (de) Halbleiterspeicheranordnung
DE60033467D1 (de) Halbleiterspeicheranordnung

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: ELPIDA MEMORY, INC., TOKIO/TOKYO, JP

8339 Ceased/non-payment of the annual fee