DE60129793D1 - Verfahren zum transfer und stapeln von halbleiterbausteinen - Google Patents

Verfahren zum transfer und stapeln von halbleiterbausteinen

Info

Publication number
DE60129793D1
DE60129793D1 DE60129793T DE60129793T DE60129793D1 DE 60129793 D1 DE60129793 D1 DE 60129793D1 DE 60129793 T DE60129793 T DE 60129793T DE 60129793 T DE60129793 T DE 60129793T DE 60129793 D1 DE60129793 D1 DE 60129793D1
Authority
DE
Germany
Prior art keywords
transfering
semiconductor components
stacking semiconductor
stacking
components
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60129793T
Other languages
English (en)
Other versions
DE60129793T2 (de
Inventor
Staf Borghs
Eric Beyne
Raf Vandersmissen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Umicore NV SA
Interuniversitair Microelektronica Centrum vzw IMEC
Original Assignee
Umicore NV SA
Interuniversitair Microelektronica Centrum vzw IMEC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Umicore NV SA, Interuniversitair Microelektronica Centrum vzw IMEC filed Critical Umicore NV SA
Application granted granted Critical
Publication of DE60129793D1 publication Critical patent/DE60129793D1/de
Publication of DE60129793T2 publication Critical patent/DE60129793T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/58Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/64Impedance arrangements
    • H01L23/66High-frequency adaptations
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/18Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68359Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during manufacture of interconnect decals or build up layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01019Potassium [K]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01057Lanthanum [La]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1203Rectifying Diode
    • H01L2924/12032Schottky diode
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1517Multilayer substrate
    • H01L2924/15192Resurf arrangement of the internal vias
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901Structure
    • H01L2924/1904Component type
    • H01L2924/19041Component type being a capacitor
DE60129793T 2000-01-28 2001-01-29 Verfahren zum transfer und stapeln von halbleiterbausteinen Expired - Lifetime DE60129793T2 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US17899400P 2000-01-28 2000-01-28
US178994P 2000-01-28
PCT/BE2001/000014 WO2001056079A2 (en) 2000-01-28 2001-01-29 A method for transferring and stacking of semiconductor devices

Publications (2)

Publication Number Publication Date
DE60129793D1 true DE60129793D1 (de) 2007-09-20
DE60129793T2 DE60129793T2 (de) 2008-04-30

Family

ID=22654784

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60129793T Expired - Lifetime DE60129793T2 (de) 2000-01-28 2001-01-29 Verfahren zum transfer und stapeln von halbleiterbausteinen

Country Status (6)

Country Link
US (2) US6576505B2 (de)
EP (1) EP1252654B1 (de)
JP (1) JP5022549B2 (de)
AU (1) AU2001229896A1 (de)
DE (1) DE60129793T2 (de)
WO (1) WO2001056079A2 (de)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10361802B1 (en) 1999-02-01 2019-07-23 Blanding Hovenweep, Llc Adaptive pattern recognition based control system and method
US7247932B1 (en) * 2000-05-19 2007-07-24 Megica Corporation Chip package with capacitor
US6696765B2 (en) * 2001-11-19 2004-02-24 Hitachi, Ltd. Multi-chip module
TWI288435B (en) * 2000-11-21 2007-10-11 Matsushita Electric Ind Co Ltd Semiconductor device and equipment for communication system
EP1353170A3 (de) * 2002-03-28 2004-02-04 Interuniversitair Micro-Elektronica Centrum (IMEC) Sensor in Form eines Feldeffekttransistors
EP1348951A1 (de) * 2002-03-29 2003-10-01 Interuniversitair Micro-Elektronica Centrum Sensor in Form eines durch Moleküle gesteuerter Feldeffekttransistors mit zwei Gates
WO2005029185A2 (en) * 2003-09-16 2005-03-31 Matsushita Electric Industrial Co., Ltd. Led lighting source and led lighting apparatus
JP4241575B2 (ja) * 2004-11-05 2009-03-18 日立電線株式会社 小型アンテナ
EP1739736A1 (de) 2005-06-30 2007-01-03 Interuniversitair Microelektronica Centrum ( Imec) Verfahren zur Herstellung einer Halbleiteranordnung
US7236408B2 (en) * 2005-07-19 2007-06-26 International Business Machines Corporation Electronic circuit having variable biasing
CN101207972B (zh) * 2006-12-22 2010-05-19 鸿富锦精密工业(深圳)有限公司 一种电路板及使用其的感光装置
TWI351764B (en) * 2007-04-03 2011-11-01 Au Optronics Corp Pixel structure and method for forming the same
US20080296708A1 (en) * 2007-05-31 2008-12-04 General Electric Company Integrated sensor arrays and method for making and using such arrays
US7696062B2 (en) 2007-07-25 2010-04-13 Northrop Grumman Systems Corporation Method of batch integration of low dielectric substrates with MMICs
US8290325B2 (en) * 2008-06-30 2012-10-16 Intel Corporation Waveguide photodetector device and manufacturing method thereof
US20100148153A1 (en) * 2008-12-16 2010-06-17 Hudait Mantu K Group III-V devices with delta-doped layer under channel region
JP5635759B2 (ja) * 2009-10-15 2014-12-03 学校法人慶應義塾 積層半導体集積回路装置
US8313966B2 (en) * 2010-01-04 2012-11-20 The Royal Institution For The Advancement Of Learning/Mcgill University Method for fabricating optical semiconductor tubes and devices thereof
JP2013131650A (ja) * 2011-12-21 2013-07-04 Fujitsu Ltd 半導体装置及びその製造方法
KR20210013790A (ko) 2019-07-29 2021-02-08 삼성전자주식회사 반도체 메모리 장치

Family Cites Families (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US571439A (en) * 1896-11-17 William f
US3621565A (en) * 1969-06-12 1971-11-23 Nasa Fabrication of single-crystal film semiconductor devices
US4771017A (en) * 1987-06-23 1988-09-13 Spire Corporation Patterning process
JPH01140652A (ja) * 1987-11-26 1989-06-01 Sharp Corp 立体型半導体装置
JPH0714028B2 (ja) * 1987-11-27 1995-02-15 シャープ株式会社 立体型半導体装置の製造方法
JPH0682807B2 (ja) 1988-09-12 1994-10-19 株式会社東芝 半導体メモリ
JPH0359898A (ja) 1989-07-27 1991-03-14 Nec Corp ランダム・アクセス・メモリ
JP2772084B2 (ja) 1989-12-20 1998-07-02 株式会社東芝 半導体記憶装置
US5164359A (en) * 1990-04-20 1992-11-17 Eaton Corporation Monolithic integrated circuit having compound semiconductor layer epitaxially grown on ceramic substrate
US5300788A (en) * 1991-01-18 1994-04-05 Kopin Corporation Light emitting diode bars and arrays and method of making same
JPH06267280A (ja) 1992-02-19 1994-09-22 Nec Corp 不良スタティックramセル検出方法
JPH0668677A (ja) 1992-08-18 1994-03-11 Sanyo Electric Co Ltd 半導体メモリ装置
JP3179595B2 (ja) 1992-11-12 2001-06-25 株式会社日立製作所 半導体集積回路装置およびその製造方法
US5432356A (en) * 1993-04-02 1995-07-11 Fujitsu Limited Semiconductor heterojunction floating layer memory device and method for storing information in the same
US5472914A (en) * 1994-07-14 1995-12-05 The United States Of America As Represented By The Secretary Of The Air Force Wafer joined optoelectronic integrated circuits and method
JP3226422B2 (ja) 1994-08-01 2001-11-05 株式会社日立製作所 半導体記憶装置及びメモリセルのdc電流不良検出方法
JP3141692B2 (ja) * 1994-08-11 2001-03-05 松下電器産業株式会社 ミリ波用検波器
JPH08138399A (ja) 1994-11-07 1996-05-31 Hitachi Ltd 半導体装置
NL1000329C2 (en) 1995-05-09 1996-11-12 Imec Vzw Interuniversitair Mic Millimetre or microwave oscillator device for receiver or transmitter
JPH09213918A (ja) * 1996-02-01 1997-08-15 Furukawa Electric Co Ltd:The 光電子集積回路素子
US5698870A (en) * 1996-07-22 1997-12-16 The United States Of America As Represented By The Secretary Of The Air Force High electron mobility transistor (HEMT) and pseudomorphic high electron mobility transistor (PHEMT) devices with single layer integrated metal
US5821825A (en) * 1996-11-26 1998-10-13 Trw Inc. Optically controlled oscillator
CA2276335C (en) * 1997-01-09 2006-04-11 Nichia Chemical Industries, Ltd. Nitride semiconductor device
JPH10335383A (ja) * 1997-05-28 1998-12-18 Matsushita Electric Ind Co Ltd 半導体装置の製造方法
JP4085459B2 (ja) * 1998-03-02 2008-05-14 セイコーエプソン株式会社 3次元デバイスの製造方法
EP1041624A1 (de) 1999-04-02 2000-10-04 Interuniversitair Microelektronica Centrum Vzw Transfermethode ultra-dünner Substrate und Anwendung zur Herstellung von Mehrlagen-Dünnschichtstrukturen
US6410941B1 (en) * 2000-06-30 2002-06-25 Motorola, Inc. Reconfigurable systems using hybrid integrated circuits with optical ports

Also Published As

Publication number Publication date
AU2001229896A1 (en) 2001-08-07
JP2003521125A (ja) 2003-07-08
DE60129793T2 (de) 2008-04-30
US20040029329A1 (en) 2004-02-12
EP1252654B1 (de) 2007-08-08
EP1252654A2 (de) 2002-10-30
US6812078B2 (en) 2004-11-02
WO2001056079A2 (en) 2001-08-02
US20030040145A1 (en) 2003-02-27
WO2001056079A3 (en) 2002-04-04
JP5022549B2 (ja) 2012-09-12
US6576505B2 (en) 2003-06-10

Similar Documents

Publication Publication Date Title
DE60129793D1 (de) Verfahren zum transfer und stapeln von halbleiterbausteinen
DE10196672T1 (de) System und Verfahren zum selektiven Indizieren von Datenbanken
DE60120822D1 (de) Meta-Dokument und Verfahren zum Verwalten von Meta-Dokumenten
DE60143282D1 (de) Mehrfach-Waferhebervorrichtung und Verfahren dafür
DE60139176D1 (de) Verfahren zum Erzeugen und Auffinden von Wasserzeichen
DE60113215D1 (de) Halbleitervorrichtung und Verfahren zu dessen Herstellung
DE60045755D1 (de) Halbleiterbauelement und dessen Herstellungsverfahren
DE10196292T1 (de) Schaltung und Verfahren zum Erkennen von Mehrfachübereinstimmungen
DE10194791T1 (de) Verfahren zum Bilden von Halbleiterstrukturen
DE60115988D1 (de) Vorrichtung zum Verstauen und Handhaben von Bohrgestängen
DE60216840D1 (de) Verfahren zum Abdichten von keramischen Wabenkörpern
ATE313618T1 (de) Verkapselte konzentrate zum reinigen von harten oberflächen
DE60207534D1 (de) Verfahren und vorrichtung zum verpacken von gegenständen
DE60234956D1 (de) System zum transport von unbestrahlten kernbrennstabbündeln
DE60019414D1 (de) Verfahren und vorrichtung zum stapeln von tortillachips
DE60206601D1 (de) Verfahren und gerät zum aufnehmen, manipulieren und bewegen von produkten
DE50011751D1 (de) Lebensmittelkühler und Verfahren zum Abkühlen von Lebensmitteln
DE60120945D1 (de) System und Verfahren zum Bereitstellen von Dienstleistungen
DE50009058D1 (de) Einrichtung und verfahren zum ordnen von flachen sendungen
DE60140049D1 (de) Informationsträger und vorrichtungen und methode zum abtasten des informationsträgers
DE60044426D1 (de) Weiterleitungsvorrichtung und -Verfahren
ATA2042001A (de) Verfahren zum löten von werkstücken
DE50101109D1 (de) Verfahren und Vorrichtung zum Bilden und Verpacken von Gruppen einzelner Gegenstände
DE50212310D1 (de) Verfahren und Einrichtung für den Transfer von Werkstücken
DE50210594D1 (de) Einrichtung zum umstellen von weichen

Legal Events

Date Code Title Description
8364 No opposition during term of opposition