DE602004014169D1 - Prozessor-surrogat zur verwendung in mehrprozessor-systemen und mehrprozessor-system damit - Google Patents

Prozessor-surrogat zur verwendung in mehrprozessor-systemen und mehrprozessor-system damit

Info

Publication number
DE602004014169D1
DE602004014169D1 DE602004014169T DE602004014169T DE602004014169D1 DE 602004014169 D1 DE602004014169 D1 DE 602004014169D1 DE 602004014169 T DE602004014169 T DE 602004014169T DE 602004014169 T DE602004014169 T DE 602004014169T DE 602004014169 D1 DE602004014169 D1 DE 602004014169D1
Authority
DE
Germany
Prior art keywords
processor
multiprocessor system
surrogate
system therewith
systems
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
DE602004014169T
Other languages
English (en)
Inventor
Brent Kelley
William C Brantley
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advanced Micro Devices Inc
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Publication of DE602004014169D1 publication Critical patent/DE602004014169D1/de
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
DE602004014169T 2003-10-10 2004-06-04 Prozessor-surrogat zur verwendung in mehrprozessor-systemen und mehrprozessor-system damit Active DE602004014169D1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/683,859 US7171499B2 (en) 2003-10-10 2003-10-10 Processor surrogate for use in multiprocessor systems and multiprocessor system using same
PCT/US2004/017704 WO2005041053A2 (en) 2003-10-10 2004-06-04 Processor surrogate for use in multiprocessor systems and multiprocessor system using same

Publications (1)

Publication Number Publication Date
DE602004014169D1 true DE602004014169D1 (de) 2008-07-10

Family

ID=34422850

Family Applications (1)

Application Number Title Priority Date Filing Date
DE602004014169T Active DE602004014169D1 (de) 2003-10-10 2004-06-04 Prozessor-surrogat zur verwendung in mehrprozessor-systemen und mehrprozessor-system damit

Country Status (8)

Country Link
US (1) US7171499B2 (de)
EP (1) EP1671238B1 (de)
KR (1) KR101077285B1 (de)
CN (1) CN1890653B (de)
DE (1) DE602004014169D1 (de)
GB (1) GB2423170B (de)
TW (1) TWI353523B (de)
WO (1) WO2005041053A2 (de)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6836815B1 (en) * 2001-07-11 2004-12-28 Pasternak Solutions Llc Layered crossbar for interconnection of multiple processors and shared memories
DE102004052576A1 (de) * 2004-10-29 2006-05-04 Advanced Micro Devices, Inc., Sunnyvale Paralleler Verarbeitungsmechanismus für Multiprozessorsysteme
TW200719149A (en) * 2005-11-09 2007-05-16 Tyan Computer Corp Compurter system and its bridging module
TWI301239B (en) * 2005-12-16 2008-09-21 Mitac Int Corp Multi-processor computer system of installing bridge module into processor slot, related bridge module and related initialization method
TW200727139A (en) * 2006-01-06 2007-07-16 Tyan Computer Corp Computer system and memory bridge thereof
KR100746364B1 (ko) * 2006-07-28 2007-08-06 엠텍비젼 주식회사 메모리 공유 방법 및 장치
US20080114918A1 (en) * 2006-11-09 2008-05-15 Advanced Micro Devices, Inc. Configurable computer system
US7797475B2 (en) * 2007-01-26 2010-09-14 International Business Machines Corporation Flexibly configurable multi central processing unit (CPU) supported hypertransport switching
US7853638B2 (en) * 2007-01-26 2010-12-14 International Business Machines Corporation Structure for a flexibly configurable multi central processing unit (CPU) supported hypertransport switching
JP4895972B2 (ja) * 2007-10-22 2012-03-14 アラクサラネットワークス株式会社 リングプロトコル高速切替方法およびその装置
WO2010039143A1 (en) * 2008-10-02 2010-04-08 Hewlett-Packard Development Company, L.P. Managing latencies in a multiprocessor interconnect
US8373709B2 (en) * 2008-10-03 2013-02-12 Ati Technologies Ulc Multi-processor architecture and method
US7741867B2 (en) * 2008-10-30 2010-06-22 Hewlett-Packard Development Company, L.P. Differential on-line termination
US8543753B2 (en) * 2011-04-06 2013-09-24 International Business Machines Corporation Multi-use physical architecture
US9678159B2 (en) * 2015-03-04 2017-06-13 Cavium, Inc. Communication and control topology for efficient testing of sets of devices
US10268630B1 (en) * 2017-10-24 2019-04-23 Hewlett Packard Enterprise Development Lp Noncoherent interprocessor communication remapping node controller
US10360167B1 (en) * 2018-01-22 2019-07-23 Dell Products L.P. Systems and methods for using a bus exchange switch to control processor affinity

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4014005A (en) * 1976-01-05 1977-03-22 International Business Machines Corporation Configuration and control unit for a heterogeneous multi-system
US5297272A (en) * 1989-08-02 1994-03-22 Advanced Logic Research, Inc. Apparatus for automatically disabling and isolating a computer's original processor upon installation of a processor upgrade card
DE69229081T2 (de) * 1991-03-01 2000-01-05 Advanced Micro Devices Inc Mikroprozessor mit externem Speicher
EP0529142A1 (de) * 1991-08-30 1993-03-03 Acer Incorporated Ausbaubare und abbaubare Rechner
US6128685A (en) * 1998-02-18 2000-10-03 Micron Technology, Inc. Method for terminating a processor bus
US6553430B1 (en) * 1999-09-17 2003-04-22 Advanced Micro Devices, Inc. Computer system implementing flush operation
US6751698B1 (en) * 1999-09-29 2004-06-15 Silicon Graphics, Inc. Multiprocessor node controller circuit and method
US6877061B2 (en) * 2000-03-31 2005-04-05 Emc Corporation Data storage system having dummy printed circuit boards
US6667960B1 (en) * 2000-04-29 2003-12-23 Hewlett-Packard Development Company, L.P. Protocol for identifying components in a point-to-point computer system
US6738868B2 (en) * 2000-06-10 2004-05-18 Hewlett-Packard Development Company, L.P. System for minimizing directory information in scalable multiprocessor systems with logically independent input/output nodes
US6675265B2 (en) * 2000-06-10 2004-01-06 Hewlett-Packard Development Company, L.P. Multiprocessor cache coherence system and method in which processor nodes and input/output nodes are equal participants
US6633960B1 (en) * 2000-08-31 2003-10-14 Hewlett-Packard Development Company, L.P. Scalable directory based cache coherence protocol
US6651131B1 (en) * 2000-09-06 2003-11-18 Sun Microsystems, Inc. High bandwidth network and storage card
US6454585B1 (en) * 2001-08-01 2002-09-24 Compaq Information Technologies Group, L.P. Low profile NIC jumper solution using ZIF connector
US6874070B2 (en) * 2002-02-22 2005-03-29 Hewlett-Packard Development Company, L.P. System and method for memory interleaving using cell map with entry grouping for higher-way interleaving
US6944719B2 (en) * 2002-05-15 2005-09-13 Broadcom Corp. Scalable cache coherent distributed shared memory processing system
US20040236891A1 (en) * 2003-04-28 2004-11-25 International Business Machines Corporation Processor book for building large scalable processor systems
US7007125B2 (en) * 2003-06-24 2006-02-28 International Business Machines Corporation Pass through circuit for reduced memory latency in a multiprocessor system
US7106600B2 (en) * 2004-04-29 2006-09-12 Newisys, Inc. Interposer device
US20060080484A1 (en) * 2004-10-07 2006-04-13 Lefebvre Joel P System having a module adapted to be included in the system in place of a processor

Also Published As

Publication number Publication date
EP1671238A2 (de) 2006-06-21
TW200519617A (en) 2005-06-16
EP1671238B1 (de) 2008-05-28
WO2005041053A2 (en) 2005-05-06
GB2423170B (en) 2007-06-06
KR101077285B1 (ko) 2011-10-27
TWI353523B (en) 2011-12-01
GB0607619D0 (en) 2006-05-31
US20050080978A1 (en) 2005-04-14
WO2005041053A3 (en) 2005-11-03
KR20060111505A (ko) 2006-10-27
GB2423170A (en) 2006-08-16
CN1890653A (zh) 2007-01-03
US7171499B2 (en) 2007-01-30
CN1890653B (zh) 2010-06-23

Similar Documents

Publication Publication Date Title
DE602004014169D1 (de) Prozessor-surrogat zur verwendung in mehrprozessor-systemen und mehrprozessor-system damit
DE602005000972D1 (de) Speichersystem und Datenverarbeitungssystem
DE602005009060D1 (de) System und Vorrichtung zur Verwaltung von Artikeln
DE602005020828D1 (de) Informationsverarbeitungssystem und informationsverarbeitungseinrichtung
DE60333918D1 (de) Verfahren und system zur stilverwaltung in elektronischen dokumenten
DE602005004226D1 (de) Speichervorrichtung und Informationsverarbeitungssystem
DE602005013515D1 (de) System und vorrichtung zur erkennung von objektmanipulation
DE602005002713D1 (de) Informationsverarbeitungssystem mit redundanten Pfaden und Zugriffsverfahren
DE602005012856D1 (de) Verfahren, Computerprogramm und System zur regulieren von E-mail
DE60333008D1 (de) Datenempfangseinrichtung und datenverteilungssystem
DE69841190D1 (de) Snoopfilter zur Verwendung in Multiprozessor-Rechnersystemen
DE602005008514D1 (de) Navigationssystem und Verkersprognoseverfahren
AU2003218009A8 (en) Clickstream analysis methods and systems
IL173787A0 (en) Methods and systems for profiling biological systems
FI20041323A0 (fi) Analysoija, järjestelmä ja menetelmä toivotun käyttäjäjoukon määrittämiseksi
DE60334491D1 (de) System und methode zur replikation von unterschieden zwischen datenobjekten
DE602006019937D1 (de) Host-Gerät und denselben benutzendes Informationsverarbeitungssystem
DE602006005567D1 (de) System und Verfahren zur Zugriffspfadverwaltung
DE602005017731D1 (de) Speichersystem und Speicherverwaltungsverfahren
NO20043405L (no) Medisinsk informasjonssystem og computerprogram
DE602004014707D1 (de) Informationsverteilungssystem und -verfahren
DE102005020647A8 (de) Verbinder, Verbindersystem und Verwendung
DE602004018343D1 (de) Datenbeschaffungssystem mit mehreren schnittstellen und benutzungsverfahren dafür
EP1885305A4 (de) Systeme und verfahren zur messung der temperatur von patienten in einem temperaturmanagementsystem
DE602006016040D1 (de) Verwaltungssystem und in diesem System verwendetes Kommunikationsgerät und Datenverarbeitungsgerät

Legal Events

Date Code Title Description
8364 No opposition during term of opposition