DE602007009365D1 - Sequenzielles multimodales zweiwege- speicherelement - Google Patents

Sequenzielles multimodales zweiwege- speicherelement

Info

Publication number
DE602007009365D1
DE602007009365D1 DE602007009365T DE602007009365T DE602007009365D1 DE 602007009365 D1 DE602007009365 D1 DE 602007009365D1 DE 602007009365 T DE602007009365 T DE 602007009365T DE 602007009365 T DE602007009365 T DE 602007009365T DE 602007009365 D1 DE602007009365 D1 DE 602007009365D1
Authority
DE
Germany
Prior art keywords
data
sequential storage
storage element
output
storage elements
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
DE602007009365T
Other languages
English (en)
Inventor
Manish Garg
Fadi Adel Hamdan
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of DE602007009365D1 publication Critical patent/DE602007009365D1/de
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318541—Scan latches or cell details
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318572—Input/Output interfaces
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/1201—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details comprising I/O circuitry
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/12015—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details comprising clock generation or timing circuitry
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/18—Address generation devices; Devices for accessing memories, e.g. details of addressing circuits
    • G11C29/30—Accessing single arrays
    • G11C29/32—Serial access; Scan testing
DE602007009365T 2006-03-01 2007-03-01 Sequenzielles multimodales zweiwege- speicherelement Active DE602007009365D1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/365,716 US7725792B2 (en) 2006-03-01 2006-03-01 Dual-path, multimode sequential storage element
PCT/US2007/063104 WO2007103748A1 (en) 2006-03-01 2007-03-01 Dual-path, multimode sequential storage element

Publications (1)

Publication Number Publication Date
DE602007009365D1 true DE602007009365D1 (de) 2010-11-04

Family

ID=38191244

Family Applications (1)

Application Number Title Priority Date Filing Date
DE602007009365T Active DE602007009365D1 (de) 2006-03-01 2007-03-01 Sequenzielles multimodales zweiwege- speicherelement

Country Status (9)

Country Link
US (1) US7725792B2 (de)
EP (1) EP1989562B1 (de)
JP (2) JP5118069B2 (de)
KR (1) KR100963385B1 (de)
CN (1) CN101389970B (de)
AT (1) ATE482404T1 (de)
DE (1) DE602007009365D1 (de)
TW (1) TWI343542B (de)
WO (1) WO2007103748A1 (de)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7725792B2 (en) * 2006-03-01 2010-05-25 Qualcomm Incorporated Dual-path, multimode sequential storage element
US8089095B2 (en) * 2008-10-15 2012-01-03 Semiconductor Components Industries, Llc Two terminal multi-channel ESD device and method therefor
US8406077B2 (en) * 2010-07-01 2013-03-26 Qualcomm Incorporated Multi-voltage level, multi-dynamic circuit structure device
US8829965B2 (en) * 2012-08-01 2014-09-09 Qualcomm Incorporated System and method to perform scan testing using a pulse latch with a blocking gate
US20200106424A1 (en) * 2018-09-27 2020-04-02 Apple Inc. Semi dynamic flop and single stage pulse flop with shadow latch and transparency on both input data edges

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4873456A (en) * 1988-06-06 1989-10-10 Tektronix, Inc. High speed state machine
US5378934A (en) 1990-09-12 1995-01-03 Hitachi, Ltd. Circuit having a master-and-slave and a by-pass
JP3138045B2 (ja) * 1992-01-10 2001-02-26 株式会社日立製作所 半導体集積回路
US5617549A (en) * 1992-10-06 1997-04-01 Hewlett-Packard Co System and method for selecting and buffering even and odd instructions for simultaneous execution in a computer
JPH0795013A (ja) * 1993-04-30 1995-04-07 Kawasaki Steel Corp エッジトリガ型フリップフロップ
JPH07254756A (ja) * 1994-03-15 1995-10-03 Sony Corp 光デバイス
US5424654A (en) 1994-09-22 1995-06-13 Kaplinsky; Cecil H. Programmable macrocell circuit
US6438720B1 (en) * 1995-06-07 2002-08-20 Texas Instruments Incorporated Host port interface
US6242269B1 (en) * 1997-11-03 2001-06-05 Texas Instruments Incorporated Parallel scan distributors and collectors and process of testing integrated circuits
US6362015B1 (en) * 1998-10-30 2002-03-26 Texas Instruments Incorporated Process of making an integrated circuit using parallel scan paths
FR2793628A1 (fr) * 1999-05-11 2000-11-17 Koninkl Philips Electronics Nv Systeme de transmission, recepteur et reseau d'interconnexion
US6662324B1 (en) * 1999-12-28 2003-12-09 International Business Machines Corporation Global transition scan based AC method
KR100319897B1 (ko) * 2000-01-31 2002-01-10 윤종용 파이프라인 구조에서의 데이터 테스트 시간을 줄일 수있는 반도체 메모리장치
US7535772B1 (en) * 2003-06-27 2009-05-19 Cypress Semiconductor Corporation Configurable data path architecture and clocking scheme
JP3869406B2 (ja) * 2003-11-10 2007-01-17 株式会社東芝 クロック位相差検出回路、クロック分配回路、及び大規模集積回路
JP2005303464A (ja) * 2004-04-07 2005-10-27 Toshiba Corp フリップフロップ
US7725792B2 (en) * 2006-03-01 2010-05-25 Qualcomm Incorporated Dual-path, multimode sequential storage element

Also Published As

Publication number Publication date
TWI343542B (en) 2011-06-11
JP5118069B2 (ja) 2013-01-16
JP5631934B2 (ja) 2014-11-26
ATE482404T1 (de) 2010-10-15
CN101389970B (zh) 2011-06-15
JP2009528799A (ja) 2009-08-06
CN101389970A (zh) 2009-03-18
EP1989562B1 (de) 2010-09-22
KR20080110770A (ko) 2008-12-19
TW200802084A (en) 2008-01-01
WO2007103748A9 (en) 2007-11-15
KR100963385B1 (ko) 2010-06-14
US20070208912A1 (en) 2007-09-06
JP2012217201A (ja) 2012-11-08
EP1989562A1 (de) 2008-11-12
US7725792B2 (en) 2010-05-25
WO2007103748A1 (en) 2007-09-13

Similar Documents

Publication Publication Date Title
TWI266338B (en) Output circuit of SRAM
DE602007009365D1 (de) Sequenzielles multimodales zweiwege- speicherelement
TW200721197A (en) Output circuit of SRAM
US20130039131A1 (en) Systems And Methods Involving Multi-Bank, Dual- Or Multi-Pipe SRAMs
TR201900500T4 (tr) Bir dinamik ontoloji kullanılarak bir veri deposunda veri oluşturma.
TW200732686A (en) IC testing methods and apparatus
TW200943525A (en) Data storage and stackable configurations
WO2009149086A3 (en) Systems, methods and apparatus for superconducting demultiplexer circuits
TW200700755A (en) System and scanout circuits with error resilience circuit
MD3173G2 (ro) Convertor de impedanţă
TW200713268A (en) Data output device of semiconductor memory device
JP2012104197A5 (de)
WO2010070115A3 (en) A photovoltaic system
TW200703908A (en) Shift register and level shifter thereof
MD3461F1 (en) Admittance converter
TW200737712A (en) Common input/output terminal control circuit
TW200740121A (en) Clock-pulse generator and shift register
RU2009102314A (ru) Способ построения устройств хранения и передачи информации с обнаружением двойных ошибок
TW200719348A (en) Load-balnaced apparatus of memory
GB2459425A (en) Folded AWG architecture
TW200713805A (en) Different amplifier
ATE434845T1 (de) Unterbrechungsvorrichtung für eine datenkommunikationsleitung
WO2009066419A1 (ja) リコンフィギュラブル回路，リコンフィギュラブル回路の機能変更方法および通信装置
WO2008105157A1 (ja) 増幅回路および連想メモリ
TW200710721A (en) General-purpose logic module and circuit with the same