DE60227985D1 - Programmierbares gatterfeld mit verbindungslogik zur unterstützung von eingebetteten festlogikschaltungen - Google Patents
Programmierbares gatterfeld mit verbindungslogik zur unterstützung von eingebetteten festlogikschaltungenInfo
- Publication number
- DE60227985D1 DE60227985D1 DE60227985T DE60227985T DE60227985D1 DE 60227985 D1 DE60227985 D1 DE 60227985D1 DE 60227985 T DE60227985 T DE 60227985T DE 60227985 T DE60227985 T DE 60227985T DE 60227985 D1 DE60227985 D1 DE 60227985D1
- Authority
- DE
- Germany
- Prior art keywords
- programmable gate
- logic
- gate board
- link
- support embedded
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
- G06F15/7867—Architectures of general purpose stored program computers comprising a single central processing unit with reconfigurable architecture
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US09/968,446 US6798239B2 (en) | 2001-09-28 | 2001-09-28 | Programmable gate array having interconnecting logic to support embedded fixed logic circuitry |
| PCT/US2002/030240 WO2003030009A2 (en) | 2001-09-28 | 2002-09-23 | Programmable gate array having interconnecting logic to support embedded fixed logic circuitry |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| DE60227985D1 true DE60227985D1 (de) | 2008-09-11 |
Family
ID=25514285
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE60227985T Expired - Lifetime DE60227985D1 (de) | 2001-09-28 | 2002-09-23 | Programmierbares gatterfeld mit verbindungslogik zur unterstützung von eingebetteten festlogikschaltungen |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US6798239B2 (de) |
| EP (1) | EP1454257B1 (de) |
| JP (1) | JP3939698B2 (de) |
| CA (1) | CA2458060C (de) |
| DE (1) | DE60227985D1 (de) |
| WO (1) | WO2003030009A2 (de) |
Families Citing this family (116)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7266725B2 (en) | 2001-09-03 | 2007-09-04 | Pact Xpp Technologies Ag | Method for debugging reconfigurable architectures |
| DE19651075A1 (de) | 1996-12-09 | 1998-06-10 | Pact Inf Tech Gmbh | Einheit zur Verarbeitung von numerischen und logischen Operationen, zum Einsatz in Prozessoren (CPU's), Mehrrechnersystemen, Datenflußprozessoren (DFP's), digitalen Signal Prozessoren (DSP's) oder dergleichen |
| DE19654595A1 (de) | 1996-12-20 | 1998-07-02 | Pact Inf Tech Gmbh | I0- und Speicherbussystem für DFPs sowie Bausteinen mit zwei- oder mehrdimensionaler programmierbaren Zellstrukturen |
| JP3961028B2 (ja) | 1996-12-27 | 2007-08-15 | ペーアーツェーテー イクスペーペー テクノロジーズ アクチエンゲゼルシャフト | データフロープロセッサ（ｄｆｐ）の自動的なダイナミックアンロード方法並びに２次元または３次元のプログラミング可能なセルストラクチャを有するモジュール（ｆｐｇａ，ｄｐｇａ等） |
| US6542998B1 (en) | 1997-02-08 | 2003-04-01 | Pact Gmbh | Method of self-synchronization of configurable elements of a programmable module |
| US8686549B2 (en) | 2001-09-03 | 2014-04-01 | Martin Vorbach | Reconfigurable elements |
| DE19861088A1 (de) | 1997-12-22 | 2000-02-10 | Pact Inf Tech Gmbh | Verfahren zur Reparatur von integrierten Schaltkreisen |
| JP2002538633A (ja) * | 1999-03-04 | 2002-11-12 | アルテラ・コーポレーション | プログラマブルロジック集積回路デバイス用の相互接続リソース |
| CN1378665A (zh) | 1999-06-10 | 2002-11-06 | Pact信息技术有限公司 | 编程概念 |
| JP2004506261A (ja) | 2000-06-13 | 2004-02-26 | ペーアーツェーテー イクスペーペー テクノロジーズ アクチエンゲゼルシャフト | パイプラインｃｔプロトコルおよびｃｔ通信 |
| ATE437476T1 (de) * | 2000-10-06 | 2009-08-15 | Pact Xpp Technologies Ag | Zellenanordnung mit segmentierter zwischenzellstruktur |
| US8058899B2 (en) | 2000-10-06 | 2011-11-15 | Martin Vorbach | Logic cell array and bus system |
| US20070299993A1 (en) * | 2001-03-05 | 2007-12-27 | Pact Xpp Technologies Ag | Method and Device for Treating and Processing Data |
| US7581076B2 (en) * | 2001-03-05 | 2009-08-25 | Pact Xpp Technologies Ag | Methods and devices for treating and/or processing data |
| US7844796B2 (en) | 2001-03-05 | 2010-11-30 | Martin Vorbach | Data processing device and method |
| US9037807B2 (en) | 2001-03-05 | 2015-05-19 | Pact Xpp Technologies Ag | Processor arrangement on a chip including data processing, memory, and interface elements |
| WO2005045692A2 (en) | 2003-08-28 | 2005-05-19 | Pact Xpp Technologies Ag | Data processing device and method |
| US7444531B2 (en) | 2001-03-05 | 2008-10-28 | Pact Xpp Technologies Ag | Methods and devices for treating and processing data |
| US6462579B1 (en) | 2001-04-26 | 2002-10-08 | Xilinx, Inc. | Partial reconfiguration of a programmable gate array using a bus macro |
| US6605962B2 (en) | 2001-05-06 | 2003-08-12 | Altera Corporation | PLD architecture for flexible placement of IP function blocks |
| US7076595B1 (en) * | 2001-05-18 | 2006-07-11 | Xilinx, Inc. | Programmable logic device including programmable interface core and central processing unit |
| ATE478381T1 (de) | 2001-06-20 | 2010-09-15 | Richter Thomas | Verfahren zur bearbeitung von daten |
| US7996827B2 (en) | 2001-08-16 | 2011-08-09 | Martin Vorbach | Method for the translation of programs for reconfigurable architectures |
| US6798237B1 (en) | 2001-08-29 | 2004-09-28 | Altera Corporation | On-chip impedance matching circuit |
| US7434191B2 (en) | 2001-09-03 | 2008-10-07 | Pact Xpp Technologies Ag | Router |
| US8686475B2 (en) | 2001-09-19 | 2014-04-01 | Pact Xpp Technologies Ag | Reconfigurable elements |
| US6798239B2 (en) | 2001-09-28 | 2004-09-28 | Xilinx, Inc. | Programmable gate array having interconnecting logic to support embedded fixed logic circuitry |
| US6781407B2 (en) * | 2002-01-09 | 2004-08-24 | Xilinx, Inc. | FPGA and embedded circuitry initialization and processing |
| US6996758B1 (en) | 2001-11-16 | 2006-02-07 | Xilinx, Inc. | Apparatus for testing an interconnecting logic fabric |
| US6983405B1 (en) | 2001-11-16 | 2006-01-03 | Xilinx, Inc., | Method and apparatus for testing circuitry embedded within a field programmable gate array |
| US6886092B1 (en) | 2001-11-19 | 2005-04-26 | Xilinx, Inc. | Custom code processing in PGA by providing instructions from fixed logic processor portion to programmable dedicated processor portion |
| DE10157874B4 (de) * | 2001-11-26 | 2005-07-14 | Infineon Technologies Ag | Vorrichtung zum Zuführen von Steuersignalen zu Speichereinheiten und dafür angepasste Speichereinheit |
| US6812732B1 (en) | 2001-12-04 | 2004-11-02 | Altera Corporation | Programmable parallel on-chip parallel termination impedance and impedance matching |
| US6836144B1 (en) | 2001-12-10 | 2004-12-28 | Altera Corporation | Programmable series on-chip termination impedance and impedance matching |
| US6812734B1 (en) | 2001-12-11 | 2004-11-02 | Altera Corporation | Programmable termination with DC voltage level control |
| US7109744B1 (en) | 2001-12-11 | 2006-09-19 | Altera Corporation | Programmable termination with DC voltage level control |
| WO2003060747A2 (de) | 2002-01-19 | 2003-07-24 | Pact Xpp Technologies Ag | Reconfigurierbarer prozessor |
| US6820248B1 (en) | 2002-02-14 | 2004-11-16 | Xilinx, Inc. | Method and apparatus for routing interconnects to devices with dissimilar pitches |
| WO2003071432A2 (de) * | 2002-02-18 | 2003-08-28 | Pact Xpp Technologies Ag | Bussysteme und rekonfigurationsverfahren |
| US6976160B1 (en) | 2002-02-22 | 2005-12-13 | Xilinx, Inc. | Method and system for controlling default values of flip-flops in PGA/ASIC-based designs |
| US6754882B1 (en) | 2002-02-22 | 2004-06-22 | Xilinx, Inc. | Method and system for creating a customized support package for an FPGA-based system-on-chip (SoC) |
| US6693452B1 (en) * | 2002-02-25 | 2004-02-17 | Xilinx, Inc. | Floor planning for programmable gate array having embedded fixed logic circuitry |
| US7007121B1 (en) | 2002-02-27 | 2006-02-28 | Xilinx, Inc. | Method and apparatus for synchronized buses |
| US6934922B1 (en) | 2002-02-27 | 2005-08-23 | Xilinx, Inc. | Timing performance analysis |
| US7111217B1 (en) | 2002-02-28 | 2006-09-19 | Xilinx, Inc. | Method and system for flexibly nesting JTAG TAP controllers for FPGA-based system-on-chip (SoC) |
| US6839874B1 (en) | 2002-02-28 | 2005-01-04 | Xilinx, Inc. | Method and apparatus for testing an embedded device |
| US7111220B1 (en) | 2002-03-01 | 2006-09-19 | Xilinx, Inc. | Network physical layer with embedded multi-standard CRC generator |
| US7088767B1 (en) | 2002-03-01 | 2006-08-08 | Xilinx, Inc. | Method and apparatus for operating a transceiver in different data rates |
| US7187709B1 (en) * | 2002-03-01 | 2007-03-06 | Xilinx, Inc. | High speed configurable transceiver architecture |
| US6961919B1 (en) | 2002-03-04 | 2005-11-01 | Xilinx, Inc. | Method of designing integrated circuit having both configurable and fixed logic circuitry |
| US8914590B2 (en) | 2002-08-07 | 2014-12-16 | Pact Xpp Technologies Ag | Data processing method and device |
| US6904586B1 (en) * | 2002-03-25 | 2005-06-07 | Lsi Logic Corporation | Integrated circuit having integrated programmable gate array and field programmable gate array, and method of operating the same |
| US6934597B1 (en) | 2002-03-26 | 2005-08-23 | Lsi Logic Corporation | Integrated circuit having integrated programmable gate array and method of operating the same |
| US6772405B1 (en) | 2002-06-13 | 2004-08-03 | Xilinx, Inc. | Insertable block tile for interconnecting to a device embedded in an integrated circuit |
| US7085973B1 (en) | 2002-07-09 | 2006-08-01 | Xilinx, Inc. | Testing address lines of a memory controller |
| US7093225B2 (en) * | 2002-07-17 | 2006-08-15 | Osann Robert Jr | FPGA with hybrid interconnect |
| US7679398B2 (en) * | 2002-07-17 | 2010-03-16 | Osann Jr Robert | Reprogrammable instruction DSP |
| WO2004021176A2 (de) | 2002-08-07 | 2004-03-11 | Pact Xpp Technologies Ag | Verfahren und vorrichtung zur datenverarbeitung |
| US7657861B2 (en) | 2002-08-07 | 2010-02-02 | Pact Xpp Technologies Ag | Method and device for processing data |
| US7099426B1 (en) | 2002-09-03 | 2006-08-29 | Xilinx, Inc. | Flexible channel bonding and clock correction operations on a multi-block data path |
| WO2004038599A1 (de) | 2002-09-06 | 2004-05-06 | Pact Xpp Technologies Ag | Rekonfigurierbare sequenzerstruktur |
| US7092865B1 (en) | 2002-09-10 | 2006-08-15 | Xilinx, Inc. | Method and apparatus for timing modeling |
| US7062586B2 (en) | 2003-04-21 | 2006-06-13 | Xilinx, Inc. | Method and apparatus for communication within a programmable logic device using serial transceivers |
| US7132851B2 (en) * | 2003-07-11 | 2006-11-07 | Xilinx, Inc. | Columnar floorplan |
| US6888369B1 (en) | 2003-07-17 | 2005-05-03 | Altera Corporation | Programmable on-chip differential termination impedance |
| US6888370B1 (en) | 2003-08-20 | 2005-05-03 | Altera Corporation | Dynamically adjustable termination impedance control techniques |
| US6859064B1 (en) | 2003-08-20 | 2005-02-22 | Altera Corporation | Techniques for reducing leakage current in on-chip impedance termination circuits |
| US7406118B2 (en) * | 2003-09-11 | 2008-07-29 | Xilinx, Inc. | Programmable logic device including programmable multi-gigabit transceivers |
| US7885320B1 (en) | 2003-09-11 | 2011-02-08 | Xilinx, Inc. | MGT/FPGA clock management system |
| US7421014B2 (en) * | 2003-09-11 | 2008-09-02 | Xilinx, Inc. | Channel bonding of a plurality of multi-gigabit transceivers |
| US7086025B1 (en) * | 2003-10-23 | 2006-08-01 | Adaptec, Inc. | Programmable logic device partitioning method for application specific integrated circuit prototyping |
| DE602005014446D1 (de) * | 2004-02-12 | 2009-06-25 | Nxp Bv | Tung mit io-verbindungen |
| US7949856B2 (en) * | 2004-03-31 | 2011-05-24 | Icera Inc. | Method and apparatus for separate control processing and data path processing in a dual path processor with a shared load/store unit |
| US8484441B2 (en) * | 2004-03-31 | 2013-07-09 | Icera Inc. | Apparatus and method for separate asymmetric control processing and data path processing in a configurable dual path processor that supports instructions having different bit widths |
| US9047094B2 (en) * | 2004-03-31 | 2015-06-02 | Icera Inc. | Apparatus and method for separate asymmetric control processing and data path processing in a dual path processor |
| JP2008512850A (ja) * | 2004-07-27 | 2008-04-24 | イージック・コーポレーション | 構造化された集積回路デバイス |
| US7098691B2 (en) * | 2004-07-27 | 2006-08-29 | Easic Corporation | Structured integrated circuit device |
| US7463062B2 (en) * | 2004-07-27 | 2008-12-09 | Easic Corporation | Structured integrated circuit device |
| US7590822B1 (en) | 2004-08-06 | 2009-09-15 | Xilinx, Inc. | Tracking an instruction through a processor pipeline |
| US7590823B1 (en) | 2004-08-06 | 2009-09-15 | Xilinx, Inc. | Method and system for handling an instruction not supported in a coprocessor formed using configurable logic |
| US7346759B1 (en) * | 2004-08-06 | 2008-03-18 | Xilinx, Inc. | Decoder interface |
| US7546441B1 (en) | 2004-08-06 | 2009-06-09 | Xilinx, Inc. | Coprocessor interface controller |
| US20060136606A1 (en) * | 2004-11-19 | 2006-06-22 | Guzy D J | Logic device comprising reconfigurable core logic for use in conjunction with microprocessor-based computer systems |
| KR100594943B1 (ko) * | 2004-11-30 | 2006-06-30 | 리전츠 오브 더 유니버스티 오브 미네소타 | 원칩시스템에서 데이터 변복조 방법 |
| DE102004059673B4 (de) * | 2004-12-10 | 2011-02-03 | Infineon Technologies Ag | System on Chip, Belichtungsmaskenanordnung und entsprechendes Herstellungsverfahren |
| US7221193B1 (en) | 2005-01-20 | 2007-05-22 | Altera Corporation | On-chip termination with calibrated driver strength |
| US7218155B1 (en) | 2005-01-20 | 2007-05-15 | Altera Corporation | Techniques for controlling on-chip termination resistance using voltage range detection |
| US7627291B1 (en) * | 2005-01-21 | 2009-12-01 | Xilinx, Inc. | Integrated circuit having a routing element selectively operable to function as an antenna |
| US7193435B2 (en) * | 2005-02-04 | 2007-03-20 | Itt Manufacturing Enterprises, Inc. | Programmable application specific integrated circuit for communication and other applications |
| US7620924B2 (en) * | 2005-03-14 | 2009-11-17 | Lsi Corporation | Base platforms with combined ASIC and FPGA features and process of using the same |
| US7491579B2 (en) * | 2005-03-14 | 2009-02-17 | Lsi Corporation | Composable system-in-package integrated circuits and process of composing the same |
| US8018849B1 (en) * | 2005-03-25 | 2011-09-13 | Tilera Corporation | Flow control in a parallel processing environment |
| US20060225020A1 (en) * | 2005-04-01 | 2006-10-05 | Anantha Chandrakasan | Methods and apparatus for 3-D FPGA design |
| US7292063B2 (en) * | 2005-05-02 | 2007-11-06 | Lsi Corporation | Method of interconnect for multi-slot metal-mask programmable relocatable function placed in an I/O region |
| US7679397B1 (en) | 2005-08-05 | 2010-03-16 | Altera Corporation | Techniques for precision biasing output driver for a calibrated on-chip termination circuit |
| ATE473593T1 (de) * | 2005-11-29 | 2010-07-15 | Oce Tech Bv | Scanner und verfahren zum scannen |
| US8250503B2 (en) | 2006-01-18 | 2012-08-21 | Martin Vorbach | Hardware definition method including determining whether to implement a function as hardware or software |
| US20070187808A1 (en) * | 2006-02-16 | 2007-08-16 | Easic Corporation | Customizable power and ground pins |
| US7478357B1 (en) * | 2006-08-14 | 2009-01-13 | Xilinx, Inc. | Versatile bus interface macro for dynamically reconfigurable designs |
| US7696782B2 (en) * | 2008-02-15 | 2010-04-13 | Broadcom Corporation | Programmable core for implementing logic change |
| US7788470B1 (en) * | 2008-03-27 | 2010-08-31 | Xilinx, Inc. | Shadow pipeline in an auxiliary processor unit controller |
| US20100277201A1 (en) * | 2009-05-01 | 2010-11-04 | Curt Wortman | Embedded digital ip strip chip |
| EP2328096A1 (de) * | 2009-11-27 | 2011-06-01 | Panasonic Corporation | Durchführung in eingebetteten Funktionseinheiten |
| EP2360601A1 (de) * | 2010-02-16 | 2011-08-24 | Panasonic Corporation | Programmierbare logische Vorrichtung mit maßgeschneiderten Blöcken |
| US8612789B2 (en) | 2011-01-13 | 2013-12-17 | Xilinx, Inc. | Power management within an integrated circuit |
| US8667192B2 (en) * | 2011-02-28 | 2014-03-04 | Xilinx, Inc. | Integrated circuit with programmable circuitry and an embedded processor system |
| US20120268162A1 (en) * | 2011-04-21 | 2012-10-25 | Microchip Technology Incorporated | Configurable logic cells |
| US9450585B2 (en) | 2011-04-20 | 2016-09-20 | Microchip Technology Incorporated | Selecting four signals from sixteen inputs |
| US8710863B2 (en) | 2011-04-21 | 2014-04-29 | Microchip Technology Incorporated | Configurable logic cells |
| JP5927012B2 (ja) * | 2012-04-11 | 2016-05-25 | 太陽誘電株式会社 | 再構成可能な半導体装置 |
| US9471537B2 (en) * | 2013-03-14 | 2016-10-18 | Altera Corporation | Hybrid programmable many-core device with on-chip interconnect |
| EP2988420B1 (de) * | 2014-08-20 | 2021-03-10 | Framatome | Schaltungsanordnung für ein sicherheits-i&c-system |
| US10312918B2 (en) | 2017-02-13 | 2019-06-04 | High Performance Data Storage And Processing Corporation | Programmable logic design |
| US10573598B2 (en) | 2017-09-28 | 2020-02-25 | Xilinx, Inc. | Integration of a programmable device and a processing system in an integrated circuit package |
| US10523209B1 (en) | 2017-11-14 | 2019-12-31 | Flex Logix Technologies, Inc. | Test circuitry and techniques for logic tiles of FPGA |
| CN113272793A (zh) * | 2018-11-05 | 2021-08-17 | 赛灵思公司 | 网络接口设备 |
Family Cites Families (84)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US34363A (en) * | 1862-02-11 | Improvement in machinery for cleaning cotton | ||
| USRE34363E (en) | 1984-03-12 | 1993-08-31 | Xilinx, Inc. | Configurable electrical circuit having configurable logic elements and configurable interconnects |
| US4706216A (en) | 1985-02-27 | 1987-11-10 | Xilinx, Inc. | Configurable logic element |
| US5142625A (en) | 1985-06-12 | 1992-08-25 | Minolta Camera Kabushiki Kaisha | One-chip microcomputer including a programmable logic array for interrupt control |
| US5072418A (en) | 1989-05-04 | 1991-12-10 | Texas Instruments Incorporated | Series maxium/minimum function computing devices, systems and methods |
| US4855669A (en) | 1987-10-07 | 1989-08-08 | Xilinx, Inc. | System for scan testing of logic circuit networks |
| US4878174A (en) | 1987-11-03 | 1989-10-31 | Lsi Logic Corporation | Flexible ASIC microcomputer permitting the modular modification of dedicated functions and macroinstructions |
| JPH02235156A (ja) | 1989-03-08 | 1990-09-18 | Canon Inc | 情報処理装置 |
| US5274570A (en) | 1989-05-22 | 1993-12-28 | Mazda Motor Corporation | Integrated circuit having metal substrate |
| JPH03210649A (ja) | 1990-01-12 | 1991-09-13 | Fujitsu Ltd | マイクロコンピュータおよびそのバスサイクル制御方法 |
| US5550782A (en) | 1991-09-03 | 1996-08-27 | Altera Corporation | Programmable logic array integrated circuits |
| US5347181A (en) | 1992-04-29 | 1994-09-13 | Motorola, Inc. | Interface control logic for embedding a microprocessor in a gate array |
| WO1993025968A1 (en) | 1992-06-10 | 1993-12-23 | Furtek Frederick C | A modular computer based on reconfigurable logic |
| US5671355A (en) | 1992-06-26 | 1997-09-23 | Predacomm, Inc. | Reconfigurable network interface apparatus and method |
| US5339262A (en) | 1992-07-10 | 1994-08-16 | Lsi Logic Corporation | Method and apparatus for interim, in-situ testing of an electronic system with an inchoate ASIC |
| US5311114A (en) | 1992-10-27 | 1994-05-10 | Seeq Technology, Incorporated | Apparatus and method for full-duplex ethernet communications |
| GB9223226D0 (en) | 1992-11-05 | 1992-12-16 | Algotronix Ltd | Improved configurable cellular array (cal ii) |
| US5361373A (en) | 1992-12-11 | 1994-11-01 | Gilson Kent L | Integrated circuit computing device comprising a dynamically configurable gate array having a microprocessor and reconfigurable instruction execution means and method therefor |
| GB9303084D0 (en) | 1993-02-16 | 1993-03-31 | Inmos Ltd | Programmable logic circuit |
| JPH0736858A (ja) | 1993-07-21 | 1995-02-07 | Hitachi Ltd | 信号処理プロセッサ |
| JP3708541B2 (ja) | 1993-08-03 | 2005-10-19 | ザイリンクス， インコーポレイテッド | マイクロプロセサをベースとしたｆｐｇａ |
| US5457410A (en) | 1993-08-03 | 1995-10-10 | Btr, Inc. | Architecture and interconnect scheme for programmable logic circuits |
| US5740404A (en) | 1993-09-27 | 1998-04-14 | Hitachi America Limited | Digital signal processor with on-chip select decoder and wait state generator |
| US5500943A (en) | 1993-11-02 | 1996-03-19 | Motorola, Inc. | Data processor with rename buffer and FIFO buffer for in-order instruction completion |
| DE69430320T2 (de) | 1993-12-13 | 2002-10-10 | Lattice Semiconductor Corp | Anwendungsspezifische module in einem programmierbaren logikbaustein |
| US5742179A (en) * | 1994-01-27 | 1998-04-21 | Dyna Logic Corporation | High speed programmable logic architecture |
| US5574942A (en) | 1994-02-28 | 1996-11-12 | Intel Corporation | Hybrid execution unit for complex microprocessor |
| US5543640A (en) | 1994-03-15 | 1996-08-06 | National Semiconductor Corporation | Logical three dimensional interconnections between integrated circuit chips using a two dimensional multi-chip module |
| US5600845A (en) | 1994-07-27 | 1997-02-04 | Metalithic Systems Incorporated | Integrated circuit computing device comprising a dynamically configurable gate array having a microprocessor and reconfigurable instruction execution means and method therefor |
| US5574930A (en) | 1994-08-12 | 1996-11-12 | University Of Hawaii | Computer system and method using functional memory |
| US5732250A (en) | 1994-09-15 | 1998-03-24 | Intel Corporation | Multi-function microprocessor wait state mechanism using external control line |
| US5742180A (en) | 1995-02-10 | 1998-04-21 | Massachusetts Institute Of Technology | Dynamically programmable gate array with multiple contexts |
| US5892961A (en) | 1995-02-17 | 1999-04-06 | Xilinx, Inc. | Field programmable gate array having programming instructions in the configuration bitstream |
| US5737631A (en) | 1995-04-05 | 1998-04-07 | Xilinx Inc | Reprogrammable instruction set accelerator |
| US5748979A (en) | 1995-04-05 | 1998-05-05 | Xilinx Inc | Reprogrammable instruction set accelerator using a plurality of programmable execution units and an instruction page table |
| US5752035A (en) | 1995-04-05 | 1998-05-12 | Xilinx, Inc. | Method for compiling and executing programs for reprogrammable instruction set accelerator |
| EP0823091A1 (de) | 1995-04-28 | 1998-02-11 | Xilinx, Inc. | Mikroprozessor mit verteilten, durch programmierbare logische vorrichtung adressierbaren registern |
| GB9508931D0 (en) | 1995-05-02 | 1995-06-21 | Xilinx Inc | Programmable switch for FPGA input/output signals |
| WO1997003444A1 (en) * | 1995-07-10 | 1997-01-30 | Xilinx, Inc. | System comprising field programmable gate array and intelligent memory |
| US6175952B1 (en) | 1997-05-27 | 2001-01-16 | Altera Corporation | Technique of fabricating integrated circuits having interfaces compatible with different operating voltage conditions |
| US5933023A (en) | 1996-09-03 | 1999-08-03 | Xilinx, Inc. | FPGA architecture having RAM blocks with programmable word length and width and dedicated address and data lines |
| US5825202A (en) | 1996-09-26 | 1998-10-20 | Xilinx, Inc. | Integrated circuit with field programmable and application specific logic areas |
| WO1998015976A1 (es) | 1996-10-10 | 1998-04-16 | Semiconductores Investigación Y Diseno, S.A. - (Sidsa) | Metodo para el prototipado de aplicaciones de senales mixtas y sistema programable en campo sobre un chip para la aplicacion de dicho metodo |
| JPH10222374A (ja) | 1996-10-28 | 1998-08-21 | Altera Corp | 遠隔ソフトウェア技術支援を提供するための方法 |
| US5889788A (en) | 1997-02-03 | 1999-03-30 | Motorola, Inc. | Wrapper cell architecture for path delay testing of embedded core microprocessors and method of operation |
| US6172990B1 (en) | 1997-06-19 | 2001-01-09 | Xaqti Corporation | Media access control micro-RISC stream processor and method for implementing the same |
| US6204689B1 (en) | 1997-02-26 | 2001-03-20 | Xilinx, Inc. | Input/output interconnect circuit for FPGAs |
| US5914616A (en) | 1997-02-26 | 1999-06-22 | Xilinx, Inc. | FPGA repeatable interconnect structure with hierarchical interconnect lines |
| US5874834A (en) | 1997-03-04 | 1999-02-23 | Xilinx, Inc. | Field programmable gate array with distributed gate-array functionality |
| US6011407A (en) | 1997-06-13 | 2000-01-04 | Xilinx, Inc. | Field programmable gate array with dedicated computer bus interface and method for configuring both |
| US5970254A (en) | 1997-06-27 | 1999-10-19 | Cooke; Laurence H. | Integrated processor and programmable data path chip for reconfigurable computing |
| US5995424A (en) | 1997-07-16 | 1999-11-30 | Tanisys Technology, Inc. | Synchronous memory test system |
| US6020755A (en) | 1997-09-26 | 2000-02-01 | Lucent Technologies Inc. | Hybrid programmable gate arrays |
| US6279045B1 (en) | 1997-12-29 | 2001-08-21 | Kawasaki Steel Corporation | Multimedia interface having a multimedia processor and a field programmable gate array |
| US6096091A (en) | 1998-02-24 | 2000-08-01 | Advanced Micro Devices, Inc. | Dynamically reconfigurable logic networks interconnected by fall-through FIFOs for flexible pipeline processing in a system-on-a-chip |
| US6178541B1 (en) | 1998-03-30 | 2001-01-23 | Lsi Logic Corporation | PLD/ASIC hybrid integrated circuit |
| US6163166A (en) * | 1998-05-27 | 2000-12-19 | Altera Corporation | Programmable logic device with selectable schmitt-triggered and threshold-triggered buffers |
| US6480989B2 (en) | 1998-06-29 | 2002-11-12 | Lsi Logic Corporation | Integrated circuit design incorporating a power mesh |
| US6282627B1 (en) | 1998-06-29 | 2001-08-28 | Chameleon Systems, Inc. | Integrated processor and programmable data path chip for reconfigurable computing |
| US6467009B1 (en) | 1998-10-14 | 2002-10-15 | Triscend Corporation | Configurable processor system unit |
| US6343207B1 (en) | 1998-11-03 | 2002-01-29 | Harris Corporation | Field programmable radio frequency communications equipment including a configurable if circuit, and method therefor |
| US6154051A (en) | 1998-11-05 | 2000-11-28 | Vantis Corporation | Tileable and compact layout for super variable grain blocks within FPGA device |
| US6181163B1 (en) | 1999-01-21 | 2001-01-30 | Vantis Corporation | FPGA integrated circuit having embedded SRAM memory blocks and interconnect channel for broadcasting address and control signals |
| US6184712B1 (en) | 1999-02-25 | 2001-02-06 | Xilinx, Inc. | FPGA configurable logic block with multi-purpose logic/memory circuit |
| US6356987B1 (en) | 1999-03-10 | 2002-03-12 | Atmel Corporation | Microprocessing device having programmable wait states |
| US6301696B1 (en) | 1999-03-30 | 2001-10-09 | Actel Corporation | Final design method of a programmable logic device that is based on an initial design that consists of a partial underlying physical template |
| US6211697B1 (en) * | 1999-05-25 | 2001-04-03 | Actel | Integrated circuit that includes a field-programmable gate array and a hard gate array having the same underlying structure |
| US6272451B1 (en) | 1999-07-16 | 2001-08-07 | Atmel Corporation | Software tool to allow field programmable system level devices |
| JP3512166B2 (ja) | 1999-11-26 | 2004-03-29 | 松下電器産業株式会社 | プログラマブルロジックデバイスの設定方法 |
| US6519753B1 (en) | 1999-11-30 | 2003-02-11 | Quicklogic Corporation | Programmable device with an embedded portion for receiving a standard circuit design |
| US6434735B1 (en) | 1999-12-16 | 2002-08-13 | Lsi Logic Corporation | Method for programming an FPGA and implementing an FPGA interconnect |
| US6588006B1 (en) | 1999-12-16 | 2003-07-01 | Lsi Logic Corporation | Programmable ASIC |
| US6539508B1 (en) | 2000-03-15 | 2003-03-25 | Xilinx, Inc. | Methods and circuits for testing programmable logic |
| US6587995B1 (en) | 2000-04-19 | 2003-07-01 | Koninklijke Philips Electronics N.V. | Enhanced programmable core model with integrated graphical debugging functionality |
| US6353331B1 (en) | 2000-07-10 | 2002-03-05 | Xilinx, Inc. | Complex programmable logic device with lookup table |
| US6507942B1 (en) | 2000-07-11 | 2003-01-14 | Xilinx , Inc. | Methods and circuits for testing a circuit fabrication process for device uniformity |
| US6518787B1 (en) | 2000-09-21 | 2003-02-11 | Triscend Corporation | Input/output architecture for efficient configuration of programmable input/output cells |
| US6611951B1 (en) | 2000-11-30 | 2003-08-26 | Lsi Logic Corporation | Method for estimating cell porosity of hardmacs |
| US6522167B1 (en) | 2001-01-09 | 2003-02-18 | Xilinx, Inc. | User configurable on-chip memory system |
| US6532572B1 (en) | 2001-03-14 | 2003-03-11 | Lsi Logic Corporation | Method for estimating porosity of hardmacs |
| US6541991B1 (en) | 2001-05-04 | 2003-04-01 | Xilinx Inc. | Interface apparatus and method for testing different sized ball grid array integrated circuits |
| US6601227B1 (en) | 2001-06-27 | 2003-07-29 | Xilinx, Inc. | Method for making large-scale ASIC using pre-engineered long distance routing structure |
| US6510548B1 (en) | 2001-08-03 | 2003-01-21 | Xilinx, Inc. | Method for providing pre-designed modules for programmable logic devices |
| US6798239B2 (en) | 2001-09-28 | 2004-09-28 | Xilinx, Inc. | Programmable gate array having interconnecting logic to support embedded fixed logic circuitry |
-
2001
- 2001-09-28 US US09/968,446 patent/US6798239B2/en not_active Expired - Lifetime
-
2002
- 2002-09-23 DE DE60227985T patent/DE60227985D1/de not_active Expired - Lifetime
- 2002-09-23 EP EP02761810A patent/EP1454257B1/de not_active Expired - Lifetime
- 2002-09-23 CA CA002458060A patent/CA2458060C/en not_active Expired - Lifetime
- 2002-09-23 JP JP2003533144A patent/JP3939698B2/ja not_active Expired - Lifetime
- 2002-09-23 WO PCT/US2002/030240 patent/WO2003030009A2/en active Application Filing
Also Published As
| Publication number | Publication date |
|---|---|
| US6798239B2 (en) | 2004-09-28 |
| EP1454257B1 (de) | 2008-07-30 |
| CA2458060A1 (en) | 2003-04-10 |
| EP1454257A2 (de) | 2004-09-08 |
| US20030062922A1 (en) | 2003-04-03 |
| JP3939698B2 (ja) | 2007-07-04 |
| WO2003030009A2 (en) | 2003-04-10 |
| CA2458060C (en) | 2009-09-22 |
| JP2005512359A (ja) | 2005-04-28 |
| WO2003030009A3 (en) | 2004-06-17 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE60227985D1 (de) | Programmierbares gatterfeld mit verbindungslogik zur unterstützung von eingebetteten festlogikschaltungen | |
| DE60239588D1 (de) | Programmierbare Logikschaltung mit ferroelektrischem Konfigurationsspeicher | |
| DE60207161D1 (de) | Halbleiteranordnung mit Hardware-Anordnung zur Taktsteuerung | |
| DE60144544D1 (de) | Taktrückgewinnungsschaltung mit programmierbarer Logikschlaltung | |
| DE10201052B8 (de) | LED-Hinterleuchtungssystem | |
| DE60211565D1 (de) | Spielkarte mit kodierendem Muster | |
| DE60314401D1 (de) | Flashspeicher mit molekularen kreuzleitungen | |
| NO20040259L (no) | Elektronisk portstyrekrets | |
| DE502004009028D1 (de) | Scheinwerfer und Scheinwerferelement | |
| DE60214939D1 (de) | Mikrofluidische Bauelemente | |
| DE60213194D1 (de) | Haltenadel mit flügel | |
| DE602004025762D1 (de) | Pufferschaltung mit gesteuerter Anstiegszeit | |
| DE60233377D1 (de) | Pegelschieber | |
| DE60033538D1 (de) | Integrierte schaltung mit programmierbarer und fest zugewiesener logik | |
| DE602004003112D1 (de) | Steuerungsschaltung und rekonfigurierbarer logischer Block | |
| DE60302198D1 (de) | Elektronisches Vorschaltgerät | |
| DK1490404T3 (da) | Laktoferrin | |
| DE60237787D1 (de) | Lichtemittierende schaltung und beleuchtungsvorrichtung | |
| DE60026536D1 (de) | Verstärkte polyacetale mit hohem modul | |
| DE60328568D1 (de) | Fünf- Volt-tolerante Eingangs-Ausgangsschaltung mit Niederspannungsbauelementen | |
| DE602004015387D1 (de) | Leiterplatte | |
| FI20010404A0 (fi) | Logiikkatason siirtopiiri | |
| ATE395917T1 (de) | Kombination von docetaxel mit flavopiridol | |
| DE59914320D1 (de) | Halbleiterbauelement mit struktur zur vermeidung von querströmen | |
| DE60232822D1 (de) | Kompensationsschaltung mit trimmeffekt |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 8364 | No opposition during term of opposition |