DE60320049D1 - Verfahren zur Kompensierung von Testsignalverschlechterung aufgrund von DUT-Fehlern - Google Patents

Verfahren zur Kompensierung von Testsignalverschlechterung aufgrund von DUT-Fehlern

Info

Publication number
DE60320049D1
DE60320049D1 DE60320049T DE60320049T DE60320049D1 DE 60320049 D1 DE60320049 D1 DE 60320049D1 DE 60320049 T DE60320049 T DE 60320049T DE 60320049 T DE60320049 T DE 60320049T DE 60320049 D1 DE60320049 D1 DE 60320049D1
Authority
DE
Germany
Prior art keywords
dut
errors
test signal
degradation due
signal degradation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE60320049T
Other languages
English (en)
Other versions
DE60320049T2 (de
Inventor
Charles A Miller
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
FormFactor Inc
Original Assignee
FormFactor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by FormFactor Inc filed Critical FormFactor Inc
Publication of DE60320049D1 publication Critical patent/DE60320049D1/de
Application granted granted Critical
Publication of DE60320049T2 publication Critical patent/DE60320049T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/319—Tester hardware, i.e. output processing circuits
    • G01R31/31903—Tester hardware, i.e. output processing circuits tester configuration
    • G01R31/31908—Tester set-up, e.g. configuring the tester to the device under test [DUT], down loading test patterns
    • G01R31/3191—Calibration
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/26—Testing of individual semiconductor devices
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/31723—Hardware for routing the test signal within the device under test to the circuits to be tested, e.g. multiplexer for multiple core testing, accessing internal nodes
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/319—Tester hardware, i.e. output processing circuits
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/319—Tester hardware, i.e. output processing circuits
    • G01R31/31903—Tester hardware, i.e. output processing circuits tester configuration
    • G01R31/31908—Tester set-up, e.g. configuring the tester to the device under test [DUT], down loading test patterns
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/319—Tester hardware, i.e. output processing circuits
    • G01R31/31917—Stimuli generation or application of test patterns to the device under test [DUT]
    • G01R31/31924—Voltage or current aspects, e.g. driver, receiver
DE60320049T 2002-07-12 2003-07-09 Verfahren zur Kompensierung von Testsignalverschlechterung aufgrund von DUT-Fehlern Expired - Fee Related DE60320049T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US193831 1994-02-09
US10/193,831 US6812691B2 (en) 2002-07-12 2002-07-12 Compensation for test signal degradation due to DUT fault

Publications (2)

Publication Number Publication Date
DE60320049D1 true DE60320049D1 (de) 2008-05-08
DE60320049T2 DE60320049T2 (de) 2009-06-04

Family

ID=30114616

Family Applications (2)

Application Number Title Priority Date Filing Date
DE60320049T Expired - Fee Related DE60320049T2 (de) 2002-07-12 2003-07-09 Verfahren zur Kompensierung von Testsignalverschlechterung aufgrund von DUT-Fehlern
DE60308870T Expired - Lifetime DE60308870T2 (de) 2002-07-12 2003-07-09 Kompensation von testsignalverschlechterung aufgrund einer fehlfunktion des zu testenden bauelements

Family Applications After (1)

Application Number Title Priority Date Filing Date
DE60308870T Expired - Lifetime DE60308870T2 (de) 2002-07-12 2003-07-09 Kompensation von testsignalverschlechterung aufgrund einer fehlfunktion des zu testenden bauelements

Country Status (9)

Country Link
US (2) US6812691B2 (de)
EP (2) EP1722247B1 (de)
JP (2) JP4387942B2 (de)
KR (2) KR20090015156A (de)
CN (1) CN100445762C (de)
AU (1) AU2003247980A1 (de)
DE (2) DE60320049T2 (de)
TW (1) TWI287095B (de)
WO (1) WO2004008162A2 (de)

Families Citing this family (42)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5914613A (en) 1996-08-08 1999-06-22 Cascade Microtech, Inc. Membrane probing system with local contact scrub
US6256882B1 (en) 1998-07-14 2001-07-10 Cascade Microtech, Inc. Membrane probing system
US6603323B1 (en) * 2000-07-10 2003-08-05 Formfactor, Inc. Closed-grid bus architecture for wafer interconnect structure
DE20114544U1 (de) 2000-12-04 2002-02-21 Cascade Microtech Inc Wafersonde
WO2003052435A1 (en) 2001-08-21 2003-06-26 Cascade Microtech, Inc. Membrane probing system
US6798225B2 (en) * 2002-05-08 2004-09-28 Formfactor, Inc. Tester channel to multiple IC terminals
US6784674B2 (en) * 2002-05-08 2004-08-31 Formfactor, Inc. Test signal distribution system for IC tester
US7057404B2 (en) 2003-05-23 2006-06-06 Sharp Laboratories Of America, Inc. Shielded probe for testing a device under test
US7154259B2 (en) * 2003-10-23 2006-12-26 Formfactor, Inc. Isolation buffers with controlled equal time delays
JP2007517231A (ja) 2003-12-24 2007-06-28 カスケード マイクロテック インコーポレイテッド アクティブ・ウェハプローブ
US7307433B2 (en) * 2004-04-21 2007-12-11 Formfactor, Inc. Intelligent probe card architecture
DE202005021435U1 (de) 2004-09-13 2008-02-28 Cascade Microtech, Inc., Beaverton Doppelseitige Prüfaufbauten
US7262624B2 (en) * 2004-12-21 2007-08-28 Formfactor, Inc. Bi-directional buffer for interfacing test system channel
US7414418B2 (en) * 2005-01-07 2008-08-19 Formfactor, Inc. Method and apparatus for increasing operating frequency of a system for testing electronic devices
US7656172B2 (en) 2005-01-31 2010-02-02 Cascade Microtech, Inc. System for testing semiconductors
US7535247B2 (en) 2005-01-31 2009-05-19 Cascade Microtech, Inc. Interface for testing semiconductors
US20070016835A1 (en) * 2005-07-12 2007-01-18 Integrated Device Technology, Inc. Method and apparatus for parameter adjustment, testing, and configuration
DE102005037236A1 (de) * 2005-08-08 2007-02-15 Robert Bosch Gmbh Vorrichtung und Verfahren zur Konfiguration einer Halbleiterschaltung
US7650246B2 (en) * 2005-08-31 2010-01-19 International Business Machines Corporation Process and apparatus for estimating circuit delay
US7557592B2 (en) * 2006-06-06 2009-07-07 Formfactor, Inc. Method of expanding tester drive and measurement capability
US7403028B2 (en) 2006-06-12 2008-07-22 Cascade Microtech, Inc. Test structure and probe for differential signals
US7764072B2 (en) 2006-06-12 2010-07-27 Cascade Microtech, Inc. Differential signal probing system
US7723999B2 (en) 2006-06-12 2010-05-25 Cascade Microtech, Inc. Calibration structures for differential signal probing
US7589548B2 (en) * 2007-02-22 2009-09-15 Teradyne, Inc. Design-for-test micro probe
US20080275662A1 (en) * 2007-05-01 2008-11-06 Vladimir Dmitriev-Zdorov Generating transmission-code compliant test sequences
US7876114B2 (en) 2007-08-08 2011-01-25 Cascade Microtech, Inc. Differential waveguide probe
JPWO2009031404A1 (ja) * 2007-09-04 2010-12-09 株式会社アドバンテスト 伝送回路、送信器、受信器、および、試験装置
KR101414980B1 (ko) * 2008-06-30 2014-07-09 삼성전자주식회사 테스트 시스템
US7888957B2 (en) 2008-10-06 2011-02-15 Cascade Microtech, Inc. Probing apparatus with impedance optimized interface
US8410806B2 (en) 2008-11-21 2013-04-02 Cascade Microtech, Inc. Replaceable coupon for a probing apparatus
CN101750580B (zh) * 2008-12-01 2012-05-09 豪雅微电子(苏州)有限公司 集成电路中功能模块芯片的测试方法
WO2012002935A1 (en) * 2010-06-29 2012-01-05 Teradyne, Inc. Calibrating a channel of a test system
US10776233B2 (en) 2011-10-28 2020-09-15 Teradyne, Inc. Programmable test instrument
US9759772B2 (en) 2011-10-28 2017-09-12 Teradyne, Inc. Programmable test instrument
CN104678278A (zh) * 2013-11-28 2015-06-03 英业达科技有限公司 由连接配置提供信号的集成电路测试结构及其测试方法
TWI580969B (zh) * 2015-04-14 2017-05-01 Mpi Corp Probe card
US10180486B2 (en) * 2016-03-16 2019-01-15 Formfactor Beaverton, Inc. Test standards and methods for impedance calibration of a probe system, and probe systems that include the test standards or utilize the methods
JP6782134B2 (ja) * 2016-09-26 2020-11-11 ラピスセミコンダクタ株式会社 スキャン回路、集合スキャン回路、半導体装置、および半導体装置の検査方法
KR20180040339A (ko) 2016-10-12 2018-04-20 삼성전자주식회사 반도체 소자 검사 장치 및 이를 포함하는 시스템
US11450613B2 (en) * 2018-03-23 2022-09-20 Intel Corporation Integrated circuit package with test circuitry for testing a channel between dies
CN108732489B (zh) * 2018-08-31 2023-09-05 长鑫存储技术有限公司 测试方法、测试设备、测试载板及测试系统
TWI708305B (zh) * 2020-03-31 2020-10-21 利亙通國際有限公司 晶圓製程良率分析之大量取樣測試的改良方法

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4646299A (en) * 1983-08-01 1987-02-24 Fairchild Semiconductor Corporation Method and apparatus for applying and monitoring programmed test signals during automated testing of electronic circuits
US4764925A (en) * 1984-06-14 1988-08-16 Fairchild Camera & Instrument Method and apparatus for testing integrated circuits
US4802092A (en) * 1985-06-20 1989-01-31 Harte J Richard Electric probe used to activate correct and incorrect response areas in an instructional apparatus
US5101153A (en) * 1991-01-09 1992-03-31 National Semiconductor Corporation Pin electronics test circuit for IC device testing
DE19506325C1 (de) * 1995-02-23 1996-08-14 Siemens Ag Prüfschaltung und Prüfverfahren zur Funktionsprüfung von elektronischen Schaltungen
JPH102930A (ja) * 1996-06-18 1998-01-06 Hitachi Electron Eng Co Ltd Ｉｃテスタ
US5889392A (en) * 1997-03-06 1999-03-30 Maxim Integrated Products, Inc. Switch-mode regulators and methods providing transient response speed-up
US5794175A (en) * 1997-09-09 1998-08-11 Teradyne, Inc. Low cost, highly parallel memory tester
US6028438A (en) * 1997-10-31 2000-02-22 Credence Systems Corporation Current sense circuit
JP2001296335A (ja) * 2000-04-14 2001-10-26 Nec Corp 半導体装置の検査方法及び検査装置
JP3700558B2 (ja) * 2000-08-10 2005-09-28 日本電気株式会社 駆動回路
US6297676B1 (en) * 2000-10-23 2001-10-02 Motorola, Inc. High capacitance drive fast slewing amplifier
US7009213B2 (en) * 2003-07-31 2006-03-07 Lumileds Lighting U.S., Llc Light emitting devices with improved light extraction efficiency
JP4526933B2 (ja) * 2004-11-22 2010-08-18 天龍製鋸株式会社 ディスクカッター

Also Published As

Publication number Publication date
JP4387942B2 (ja) 2009-12-24
AU2003247980A8 (en) 2004-02-02
US20050088169A1 (en) 2005-04-28
KR20090015156A (ko) 2009-02-11
AU2003247980A1 (en) 2004-02-02
DE60308870D1 (de) 2006-11-16
US6812691B2 (en) 2004-11-02
WO2004008162A3 (en) 2004-04-08
EP1523686B1 (de) 2006-10-04
DE60308870T2 (de) 2007-05-16
TW200409923A (en) 2004-06-16
WO2004008162A2 (en) 2004-01-22
US20040008024A1 (en) 2004-01-15
CN100445762C (zh) 2008-12-24
JP2009271088A (ja) 2009-11-19
US6965248B2 (en) 2005-11-15
EP1722247B1 (de) 2008-03-26
KR20050011008A (ko) 2005-01-28
JP2005533251A (ja) 2005-11-04
TWI287095B (en) 2007-09-21
EP1722247A3 (de) 2006-11-29
DE60320049T2 (de) 2009-06-04
EP1722247A2 (de) 2006-11-15
EP1523686A2 (de) 2005-04-20
CN1682124A (zh) 2005-10-12
KR100967147B1 (ko) 2010-07-05

Similar Documents

Publication Publication Date Title
DE60320049D1 (de) Verfahren zur Kompensierung von Testsignalverschlechterung aufgrund von DUT-Fehlern
DE50014134D1 (de) Verfahren zur erkennung von signalfehlern
DE60216389D1 (de) Verfahren zur zerstörungsfreien Prüfung
DE502006006367D1 (de) Verfahren zum messen einer analytkonzentration in
DE69841513D1 (de) Verfahren zur NMR-Bohrlochmessung
DE602005012967D1 (de) Verfahren zur verkehrsschild-detektion
DE602005018852D1 (de) System und Verfahren zur Messung von optischen Störungen
DE602005006038D1 (de) Verfahren zur Abgasmessung für OBD-Systeme
DE50305912D1 (de) Verfahren zur zerstörungsfreien prüfung eines bauteils
DE602005009059D1 (de) Prüfsystem zur Messung differentieller Signale
DE60142097D1 (de) Verfahren zur Darstellung von Signalqualitätmessung
DE60232117D1 (de) Verfahren zur Dickenmessung
DE602005002054D1 (de) Verfahren zum Nachweis von Testkörpern
DE112005000739A5 (de) Verfahren zur Erkennung der Reifenempfindlichkeit
DE50309051D1 (de) Verfahren zur Messung der akustischen Impendanz
DE102004044717B8 (de) Verfahren und Kit zur Kalibrierung eines Photolumineszenzmesssystems
DE60039899D1 (de) Verfahren zur Messung der Empfängerempfindlichkeit
DE602004007710D1 (de) Verfahren zum Etikettieren einer optischen Platte
DE60030624D1 (de) Verfahren zur Kombination teilweise gemessenen Daten
ATE530905T1 (de) Verfahren zur ermittlung von kalibrierungsinformationen elektrochemischer sensoren
DE50306800D1 (de) Verfahren und anordnung zur verringerung der signaldegradation eines optischen polarisation-multiplexsignals
DE60303757D1 (de) Verfahren und System zur Messung niedriger Impedanzen
DE50303609D1 (de) Verfahren zur erkennung eines aufpralls
DE602005020678D1 (de) Verfahren zur cholesterinmessung in übrigbleibenden lipoproteinen
DE502005011006D1 (de) Verfahren zur rekonstruktion eines elektrischen signals

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee