DE69008693T2 - Methode zur Herstellung eines Halbleiterbauelementes mit angeschrägten Öffnungen. - Google Patents
Methode zur Herstellung eines Halbleiterbauelementes mit angeschrägten Öffnungen.Info
- Publication number
- DE69008693T2 DE69008693T2 DE69008693T DE69008693T DE69008693T2 DE 69008693 T2 DE69008693 T2 DE 69008693T2 DE 69008693 T DE69008693 T DE 69008693T DE 69008693 T DE69008693 T DE 69008693T DE 69008693 T2 DE69008693 T2 DE 69008693T2
- Authority
- DE
- Germany
- Prior art keywords
- manufacturing
- semiconductor device
- tapered openings
- tapered
- openings
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000004519 manufacturing process Methods 0.000 title 1
- 239000004065 semiconductor Substances 0.000 title 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66446—Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET]
- H01L29/66462—Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET] with a heterojunction interface channel or gate, e.g. HFET, HIGFET, SISFET, HJFET, HEMT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
- H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
- H01L21/28575—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising AIIIBV compounds
- H01L21/28587—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising AIIIBV compounds characterised by the sectional shape, e.g. T, inverted T
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
- H01L21/3083—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
- H01L21/3085—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by their behaviour during the process, e.g. soluble masks, redeposited masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/7605—Making of isolation regions between components between components manufactured in an active substrate comprising AIII BV compounds
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/131—Reactive ion etching rie
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/978—Semiconductor device manufacturing: process forming tapered edges on substrate or adjacent layers
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1334548A JPH07111966B2 (ja) | 1989-12-22 | 1989-12-22 | 半導体装置の製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
DE69008693D1 DE69008693D1 (de) | 1994-06-09 |
DE69008693T2 true DE69008693T2 (de) | 1994-09-15 |
Family
ID=18278648
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69008693T Expired - Fee Related DE69008693T2 (de) | 1989-12-22 | 1990-12-20 | Methode zur Herstellung eines Halbleiterbauelementes mit angeschrägten Öffnungen. |
Country Status (4)
Country | Link |
---|---|
US (1) | US5356823A (de) |
EP (1) | EP0436192B1 (de) |
JP (1) | JPH07111966B2 (de) |
DE (1) | DE69008693T2 (de) |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5663075A (en) * | 1994-07-14 | 1997-09-02 | The United States Of America As Represented By The Secretary Of The Air Force | Method of fabricating backside illuminated FET optical receiver with gallium arsenide species |
US5514605A (en) * | 1994-08-24 | 1996-05-07 | Nec Corporation | Fabrication process for compound semiconductor device |
JPH09283621A (ja) * | 1996-04-10 | 1997-10-31 | Murata Mfg Co Ltd | 半導体装置のt型ゲート電極形成方法およびその構造 |
TW407309B (en) * | 1999-01-29 | 2000-10-01 | Nat Science Council | MOSFET manufacturing process |
FR2827041B1 (fr) * | 2001-07-03 | 2003-12-12 | Commissariat Energie Atomique | Dispositif piezoresistif et procedes de fabrication de ce dispositif |
US6455383B1 (en) * | 2001-10-25 | 2002-09-24 | Silicon-Based Technology Corp. | Methods of fabricating scaled MOSFETs |
JP4046586B2 (ja) * | 2002-01-16 | 2008-02-13 | シャープ株式会社 | 化合物半導体素子及びその製造方法 |
CN1267780C (zh) * | 2002-11-11 | 2006-08-02 | Lg.飞利浦Lcd有限公司 | 用于液晶显示器的阵列基板及其制造方法 |
US8193591B2 (en) * | 2006-04-13 | 2012-06-05 | Freescale Semiconductor, Inc. | Transistor and method with dual layer passivation |
US9601638B2 (en) * | 2011-10-19 | 2017-03-21 | Nxp Usa, Inc. | GaN-on-Si switch devices |
Family Cites Families (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4040168A (en) * | 1975-11-24 | 1977-08-09 | Rca Corporation | Fabrication method for a dual gate field-effect transistor |
US4029531A (en) * | 1976-03-29 | 1977-06-14 | Rca Corporation | Method of forming grooves in the [011] crystalline direction |
US4448797A (en) * | 1981-02-04 | 1984-05-15 | Xerox Corporation | Masking techniques in chemical vapor deposition |
JPS582030A (ja) * | 1981-06-29 | 1983-01-07 | Nec Corp | 半導体結晶の加工方法 |
JPH0665225B2 (ja) * | 1984-01-13 | 1994-08-22 | 株式会社東芝 | 半導体記憶装置の製造方法 |
US4484979A (en) * | 1984-04-16 | 1984-11-27 | At&T Bell Laboratories | Two-step anisotropic etching process for patterning a layer without penetrating through an underlying thinner layer |
JPS61124137A (ja) * | 1984-11-20 | 1986-06-11 | Fujitsu Ltd | 微細開孔パタ−ンの形成方法 |
JPS61161715A (ja) * | 1985-01-10 | 1986-07-22 | Matsushita Electronics Corp | 半導体装置の製造方法 |
JPS6230323A (ja) * | 1985-07-31 | 1987-02-09 | Toshiba Corp | 微細加工方法 |
JPS6281769A (ja) * | 1985-10-07 | 1987-04-15 | Nippon Telegr & Teleph Corp <Ntt> | 電界効果トランジスタの製造方法 |
JPS62130541A (ja) * | 1985-12-03 | 1987-06-12 | Toshiba Corp | 半導体装置の製造方法 |
JPS62158363A (ja) * | 1985-12-28 | 1987-07-14 | Matsushita Electronics Corp | 半導体装置の製造方法 |
DE3609274A1 (de) * | 1986-03-19 | 1987-09-24 | Siemens Ag | Verfahren zur herstellung eines selbstjustiert positionierten metallkontaktes |
US4702000A (en) * | 1986-03-19 | 1987-10-27 | Harris Corporation | Technique for elimination of polysilicon stringers in direct moat field oxide structure |
JPS63137428A (ja) * | 1986-11-29 | 1988-06-09 | Sony Corp | ドライエツチング方法 |
JPS63278337A (ja) * | 1987-05-11 | 1988-11-16 | Fujitsu Ltd | 半導体装置の製造方法 |
JPS63287068A (ja) * | 1987-05-19 | 1988-11-24 | Sanyo Electric Co Ltd | 半導体装置の製造方法 |
JPS63296352A (ja) * | 1987-05-28 | 1988-12-02 | Matsushita Electric Ind Co Ltd | 電極配線形成方法 |
JPH0834311B2 (ja) * | 1987-06-10 | 1996-03-29 | 日本電装株式会社 | 半導体装置の製造方法 |
JPS6428923A (en) * | 1987-07-24 | 1989-01-31 | Fujitsu Ltd | Formation of taper-shaped trench |
JP2612836B2 (ja) * | 1987-09-23 | 1997-05-21 | シーメンス、アクチエンゲゼルシヤフト | 自己整合ゲートを備えるmesfetの製造方法 |
JPH0220021A (ja) * | 1988-07-07 | 1990-01-23 | Nec Corp | 半導体装置の制造方法 |
JPH0258222A (ja) * | 1988-08-23 | 1990-02-27 | Oki Electric Ind Co Ltd | パターン形成方法 |
US4960723A (en) * | 1989-03-30 | 1990-10-02 | Motorola, Inc. | Process for making a self aligned vertical field effect transistor having an improved source contact |
EP0414372A3 (en) * | 1989-07-21 | 1991-04-24 | Sony Corporation | Dry etching methods |
-
1989
- 1989-12-22 JP JP1334548A patent/JPH07111966B2/ja not_active Expired - Fee Related
-
1990
- 1990-12-20 EP EP90124985A patent/EP0436192B1/de not_active Expired - Lifetime
- 1990-12-20 DE DE69008693T patent/DE69008693T2/de not_active Expired - Fee Related
-
1992
- 1992-02-27 US US07/841,206 patent/US5356823A/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JPH07111966B2 (ja) | 1995-11-29 |
US5356823A (en) | 1994-10-18 |
DE69008693D1 (de) | 1994-06-09 |
JPH03194931A (ja) | 1991-08-26 |
EP0436192B1 (de) | 1994-05-04 |
EP0436192A1 (de) | 1991-07-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3853778D1 (de) | Verfahren zur Herstellung eines Halbleiterbauelements. | |
DE69015216T2 (de) | Verfahren zur Herstellung einer Halbleitervorrichtung. | |
DE69023558D1 (de) | Verfahren zur Herstellung einer Halbleitervorrichtung. | |
DE68924366D1 (de) | Verfahren zur Herstellung einer Halbleitervorrichtung. | |
DE3587255T2 (de) | Verfahren zur Herstellung einer Halbleiteranordnung mit einer Wanne, z.B. einer komplementären Halbleiteranordnung. | |
DE3887478D1 (de) | Methode zur Herstellung eines Oxid-Supraleiters. | |
DE68907507T2 (de) | Verfahren zur Herstellung einer Halbleitervorrichtung. | |
DE3688057D1 (de) | Halbleitervorrichtung und methode zur herstellung. | |
DE69016955D1 (de) | Verfahren zur Herstellung einer Halbleiteranordnung. | |
DE69112545D1 (de) | Verfahren zur Herstellung eines Halbleiterbauelementes. | |
DE69008693D1 (de) | Methode zur Herstellung eines Halbleiterbauelementes mit angeschrägten Öffnungen. | |
DE58909155D1 (de) | Verfahren zur Herstellung eines Bipolartransistors. | |
DE3789372D1 (de) | Verfahren zur Herstellung eines Halbleiterbauelements. | |
DE69019200T2 (de) | Verfahren zur Herstellung einer Halbleitervorrichtung mit einer Mesa-Struktur. | |
DE3688172T2 (de) | Methode zur Herstellung einer logischen Matrix mit Polysilizium-Emitterkontakt und dadurch hergstelltes Bauelement. | |
DE69012078T2 (de) | Methode zur Herstellung eines Schottkydioden-Bauelements. | |
DE69014018T2 (de) | Halbleiteranordnung-Wannenoberfläche mit einer gleichmässigen Dotierung und Verfahren zur Herstellung. | |
DE69109397T2 (de) | Methode zur herstellung einer optischen halbleitervorrichtung mit vergrabener mesa-struktur. | |
DE69017803T2 (de) | Verfahren zur Herstellung einer Halbleiterspeicheranordnung. | |
DE68919411D1 (de) | Dekomaterial mit farbdynamischer oberfläche und verfahren zur herstellung. | |
DE69013064D1 (de) | Verfahren zur Herstellung eines Halbleiter-Bauelements. | |
DE69120904T2 (de) | Methode zur Herstellung eines Halbleiterchips | |
DE68917963T2 (de) | Verfahren zur Herstellung eines MOS-Typ-Halbleiter-Bauelement. | |
DE3789567T2 (de) | Verfahren zur Herstellung eines Halbleiterbauelementes. | |
DE69108957T2 (de) | Verfahren zur Herstellung einer Halbleitervorrichtung. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8320 | Willingness to grant licences declared (paragraph 23) | ||
8339 | Ceased/non-payment of the annual fee |