DE69022306D1 - Taktrückgewinnung für ein serielles Datenkommunikationssystem. - Google Patents

Taktrückgewinnung für ein serielles Datenkommunikationssystem.

Info

Publication number
DE69022306D1
DE69022306D1 DE69022306T DE69022306T DE69022306D1 DE 69022306 D1 DE69022306 D1 DE 69022306D1 DE 69022306 T DE69022306 T DE 69022306T DE 69022306 T DE69022306 T DE 69022306T DE 69022306 D1 DE69022306 D1 DE 69022306D1
Authority
DE
Germany
Prior art keywords
clock
data signal
transitions
control
transition
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69022306T
Other languages
English (en)
Other versions
DE69022306T2 (de
Inventor
David C Davies
Donald G Vonada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Digital Equipment Corp
Original Assignee
Digital Equipment Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Digital Equipment Corp filed Critical Digital Equipment Corp
Publication of DE69022306D1 publication Critical patent/DE69022306D1/de
Application granted granted Critical
Publication of DE69022306T2 publication Critical patent/DE69022306T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
DE69022306T 1989-06-28 1990-06-28 Taktrückgewinnung für ein serielles Datenkommunikationssystem. Expired - Fee Related DE69022306T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/372,683 US4972161A (en) 1989-06-28 1989-06-28 Clock recovery for serial data communications system

Publications (2)

Publication Number Publication Date
DE69022306D1 true DE69022306D1 (de) 1995-10-19
DE69022306T2 DE69022306T2 (de) 1996-05-09

Family

ID=23469210

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69022306T Expired - Fee Related DE69022306T2 (de) 1989-06-28 1990-06-28 Taktrückgewinnung für ein serielles Datenkommunikationssystem.

Country Status (6)

Country Link
US (1) US4972161A (de)
EP (1) EP0405968B1 (de)
JP (1) JPH03131138A (de)
AT (1) ATE127983T1 (de)
CA (1) CA2019990A1 (de)
DE (1) DE69022306T2 (de)

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2664765B1 (fr) * 1990-07-11 2003-05-16 Bull Sa Dispositif de serialisation et de deserialisation de donnees et systeme de transmission numerique de donnees en serie en resultant.
NL9100065A (nl) * 1991-01-16 1992-08-17 Philips Nv Werkwijze en inrichting voor het opwekken van een kloksignaal uit een biphase gemoduleerd digitaal signaal.
US5164966A (en) * 1991-03-07 1992-11-17 The Grass Valley Group, Inc. Nrz clock and data recovery system employing phase lock loop
US5271040A (en) * 1991-12-20 1993-12-14 Vlsi Technology, Inc. Phase detector circuit
WO1993025023A1 (en) * 1992-06-02 1993-12-09 Telefonaktiebolaget Lm Ericsson Clock extraction circuit for fiber optical receivers
JP3492792B2 (ja) * 1994-12-22 2004-02-03 株式会社アドバンテスト 半導体試験装置の波形整形回路
JPH08195654A (ja) * 1995-01-17 1996-07-30 Ando Electric Co Ltd クロック再生回路
JPH11122232A (ja) * 1997-10-17 1999-04-30 Fujitsu Ltd 位相検出回路及び位相検出回路を用いたタイミング抽出回路
US6262998B1 (en) * 1997-12-24 2001-07-17 Nortel Networks Limited Parallel data bus integrated clocking and control
US6611895B1 (en) * 1998-06-08 2003-08-26 Nicholas J. Krull High bandwidth cache system
US6301637B1 (en) * 1998-06-08 2001-10-09 Storage Technology Corporation High performance data paths
US6735710B1 (en) * 1999-09-09 2004-05-11 Matsushita Electric Industrial Co., Ltd. Clock extraction device
US6931075B2 (en) * 2001-04-05 2005-08-16 Microchip Technology Incorporated Event detection with a digital processor
US6509801B1 (en) 2001-06-29 2003-01-21 Sierra Monolithics, Inc. Multi-gigabit-per-sec clock recovery apparatus and method for optical communications
US7016445B2 (en) * 2001-08-02 2006-03-21 Texas Instruments Incorporated Apparatus for and method of clock recovery from a serial data stream
US6628173B2 (en) * 2001-12-20 2003-09-30 Conexant Systems, Inc. Data and clock extractor with improved linearity
US8775707B2 (en) 2010-12-02 2014-07-08 Blackberry Limited Single wire bus system
JP6362277B2 (ja) 2012-06-01 2018-07-25 ブラックベリー リミテッドＢｌａｃｋＢｅｒｒｙ Ｌｉｍｉｔｅｄ マルチフォーマットオーディオシステムにおけるロック保証のための確率的方法に基づく汎用同期エンジン
US9479275B2 (en) 2012-06-01 2016-10-25 Blackberry Limited Multiformat digital audio interface
US9461812B2 (en) 2013-03-04 2016-10-04 Blackberry Limited Increased bandwidth encoding scheme
US9473876B2 (en) 2014-03-31 2016-10-18 Blackberry Limited Method and system for tunneling messages between two or more devices using different communication protocols
CN108011620B (zh) * 2016-10-31 2023-08-08 深圳市研祥智慧科技股份有限公司 基于fpga的快速时钟恢复电路

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3813604A (en) * 1972-10-04 1974-05-28 Marconi Co Canada Digital discriminator
FR2292380A1 (fr) * 1974-11-25 1976-06-18 Cit Alcatel Dispositif numerique de reconnaissance d'un message nrz
CA1057860A (en) * 1976-01-08 1979-07-03 Sperry Rand Corporation Two mode harmonic and nonharmonic phase detector
US4464771A (en) * 1982-04-02 1984-08-07 Motorola, Inc. Phase-locked loop circuit arrangement
US4450572A (en) * 1982-05-07 1984-05-22 Digital Equipment Corporation Interface for serial data communications link
US4535459A (en) * 1983-05-26 1985-08-13 Rockwell International Corporation Signal detection apparatus
US4592077A (en) * 1983-12-23 1986-05-27 Phillips Petroleum Company NRZ digital data recovery
US4575860A (en) * 1984-03-12 1986-03-11 At&T Bell Laboratories Data clock recovery circuit
CA1282465C (en) * 1986-02-27 1991-04-02 Hitachi, Ltd. Phase-locked loop

Also Published As

Publication number Publication date
JPH03131138A (ja) 1991-06-04
CA2019990A1 (en) 1990-12-28
EP0405968A1 (de) 1991-01-02
ATE127983T1 (de) 1995-09-15
EP0405968B1 (de) 1995-09-13
US4972161A (en) 1990-11-20
DE69022306T2 (de) 1996-05-09

Similar Documents

Publication Publication Date Title
DE69022306T2 (de) Taktrückgewinnung für ein serielles Datenkommunikationssystem.
US3986125A (en) Phase detector having a 360 linear range for periodic and aperiodic input pulse streams
KR910008968A (ko) 자기디스크 기억장치
GB1526711A (en) Clock regenerator circuit arrangement
JPS63146613A (ja) 遅延回路
DE68927148T2 (de) Digitaler Phasenregelkreis
EP0952669A1 (de) Schaltungsanordnung für einen Phasenkomparator
US5258877A (en) Data separator having a restart circuit
KR880014546A (ko) 디지탈 pll 회로
US4443842A (en) Inverter firing control with compensation for variable switching delay
US4034309A (en) Apparatus and method for phase synchronization
EP0267035A3 (de) Datenglätter für eine Backup-Kassette eines Bandgerätes
US5260842A (en) Data separator having an accurate delay circuit
GB2227136A (en) Frequency tracking system
US5612938A (en) Correcting recorded marks and land lengths taken from an optical disk
ATE123363T1 (de) Verfahren und schaltungsanordnung für einen phasenkomparator.
JPS5252616A (en) Synchronous signal generating circuit in data reading device
US3594655A (en) Clock signal generator using a sawtooth oscillator whose frequency is controlled in discrete steps
SU746738A1 (ru) Аналоговое запоминающее устройство
SU1332367A2 (ru) Устройство дл детектировани манипулированных по частоте и фазе сигналов цифровой информации,воспроизводимых с магнитного носител
SU1304071A1 (ru) Устройство дл декодировани сигнала воспроизведени магнитной записи
SU1481886A1 (ru) Преобразователь перемещени в код
SU1277141A1 (ru) Делительное устройство
SU1246083A1 (ru) Управл емый генератор импульсов
SU1601736A1 (ru) Цифровой генератор качающейс частоты

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee