DE69029504D1 - Verfahren zum Übersetzen und Kopieren von Adressen - Google Patents

Verfahren zum Übersetzen und Kopieren von Adressen

Info

Publication number
DE69029504D1
DE69029504D1 DE69029504T DE69029504T DE69029504D1 DE 69029504 D1 DE69029504 D1 DE 69029504D1 DE 69029504 T DE69029504 T DE 69029504T DE 69029504 T DE69029504 T DE 69029504T DE 69029504 D1 DE69029504 D1 DE 69029504D1
Authority
DE
Germany
Prior art keywords
instruction
media
page
privileged
virtual
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69029504T
Other languages
English (en)
Other versions
DE69029504T2 (de
Inventor
Geoffrey Owen Blandy
David Bruce Emmes
Ronald Franklin Hill
David Bruce Lindquist
Kenneth Ernest Plambeck
Casper Anthony Scalzi
Richard John Schmalz
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Application granted granted Critical
Publication of DE69029504D1 publication Critical patent/DE69029504D1/de
Publication of DE69029504T2 publication Critical patent/DE69029504T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/08Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10Address translation
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/14Protection against unauthorised use of memory or access to memory
    • G06F12/1416Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights
    • G06F12/145Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights the protection being virtual, e.g. for virtual blocks or segments before a translation mechanism
DE69029504T 1989-10-20 1990-08-13 Verfahren zum Übersetzen und Kopieren von Adressen Expired - Fee Related DE69029504T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/424,797 US5237668A (en) 1989-10-20 1989-10-20 Process using virtual addressing in a non-privileged instruction to control the copying of a page of data in or between multiple media

Publications (2)

Publication Number Publication Date
DE69029504D1 true DE69029504D1 (de) 1997-02-06
DE69029504T2 DE69029504T2 (de) 1997-07-17

Family

ID=23683911

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69029504T Expired - Fee Related DE69029504T2 (de) 1989-10-20 1990-08-13 Verfahren zum Übersetzen und Kopieren von Adressen

Country Status (7)

Country Link
US (1) US5237668A (de)
EP (1) EP0423453B1 (de)
JP (1) JPH03137747A (de)
AT (1) ATE146886T1 (de)
BR (1) BR9005264A (de)
CA (1) CA2024444C (de)
DE (1) DE69029504T2 (de)

Families Citing this family (46)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2829115B2 (ja) * 1990-10-19 1998-11-25 株式会社日立製作所 ファイル共用方法
US5428758A (en) * 1991-05-10 1995-06-27 Unisys Corporation Method and system for remapping memory from one physical configuration to another physical configuration
JP2778291B2 (ja) * 1991-05-31 1998-07-23 日本電気株式会社 アドレス変換レジスタ制御方式
US5394539A (en) * 1991-09-04 1995-02-28 International Business Machines Corporation Method and apparatus for rapid data copying using reassigned backing pages
EP0549924A1 (de) * 1992-01-03 1993-07-07 International Business Machines Corporation Verfahren und Vorrichtung zur Datenübertragung durch einen Asynchronzusatzprozessor
JP3219826B2 (ja) * 1992-02-21 2001-10-15 日本電気株式会社 情報処理装置
JP2675961B2 (ja) * 1992-05-20 1997-11-12 インターナショナル・ビジネス・マシーンズ・コーポレイション 実記憶のページをロックするための方法
US5388244A (en) * 1992-09-17 1995-02-07 International Business Machines Corporation Controls for initial diversion of page-frame logical content as part of dynamic virtual-to-real translation of a virtual page address
US5461721A (en) * 1993-04-14 1995-10-24 International Business Machines Corporation System for transferring data between I/O devices and main or expanded storage under dynamic control of independent indirect address words (IDAWs)
US5619671A (en) * 1993-04-19 1997-04-08 International Business Machines Corporation Method and apparatus for providing token controlled access to protected pages of memory
US5628023A (en) * 1993-04-19 1997-05-06 International Business Machines Corporation Virtual storage computer system having methods and apparatus for providing token-controlled access to protected pages of memory via a token-accessible view
US5377337A (en) * 1993-06-08 1994-12-27 International Business Machines Corporation Method and means for enabling virtual addressing control by software users over a hardware page transfer control entity
US5535365A (en) * 1993-10-22 1996-07-09 Cray Research, Inc. Method and apparatus for locking shared memory locations in multiprocessing systems
CA2137488C (en) * 1994-02-18 1998-09-29 Richard I. Baum Coexecuting method and means for performing parallel processing in conventional types of data processing systems
US5842225A (en) * 1995-02-27 1998-11-24 Sun Microsystems, Inc. Method and apparatus for implementing non-faulting load instruction
US5706489A (en) * 1995-10-18 1998-01-06 International Business Machines Corporation Method for a CPU to utilize a parallel instruction execution processing facility for assisting in the processing of the accessed data
US5802397A (en) * 1996-05-23 1998-09-01 International Business Machines Corporation System for storage protection from unintended I/O access using I/O protection key by providing no control by I/O key entries over access by CP entity
US5787309A (en) * 1996-05-23 1998-07-28 International Business Machines Corporation Apparatus for protecting storage blocks from being accessed by unwanted I/O programs using I/O program keys and I/O storage keys having M number of bits
US5900019A (en) * 1996-05-23 1999-05-04 International Business Machines Corporation Apparatus for protecting memory storage blocks from I/O accesses
US5724551A (en) * 1996-05-23 1998-03-03 International Business Machines Corporation Method for managing I/O buffers in shared storage by structuring buffer table having entries include storage keys for controlling accesses to the buffers
US5809546A (en) * 1996-05-23 1998-09-15 International Business Machines Corporation Method for managing I/O buffers in shared storage by structuring buffer table having entries including storage keys for controlling accesses to the buffers
US5860144A (en) * 1996-08-09 1999-01-12 Oracle Corporation Addressing method and system for providing access of a very large size physical memory buffer to a number of processes
US5822773A (en) * 1996-10-17 1998-10-13 Fwb Software Llc Method and system for accelerating the copying of repetitively copied computer data
US6047388A (en) * 1997-04-09 2000-04-04 International Business Machines Corporation Method and apparatus for processing an invalid address request
JP3228182B2 (ja) 1997-05-29 2001-11-12 株式会社日立製作所 記憶システム及び記憶システムへのアクセス方法
JPH1165936A (ja) * 1997-06-12 1999-03-09 Oki Micro Design Miyazaki:Kk メモリ装置
US6516342B1 (en) 1998-07-17 2003-02-04 International Business Machines Corporation Method and apparatus for extending memory using a memory server
JP2001167040A (ja) * 1999-12-14 2001-06-22 Hitachi Ltd 記憶サブシステム及び記憶制御装置
US6684209B1 (en) * 2000-01-14 2004-01-27 Hitachi, Ltd. Security method and system for storage subsystem
JP4651230B2 (ja) * 2001-07-13 2011-03-16 株式会社日立製作所 記憶システム及び論理ユニットへのアクセス制御方法
US7657727B2 (en) * 2000-01-14 2010-02-02 Hitachi, Ltd. Security for logical unit in storage subsystem
JP4719957B2 (ja) * 2000-05-24 2011-07-06 株式会社日立製作所 記憶制御装置及び記憶システム並びに記憶システムのセキュリティ設定方法
US6574706B2 (en) 2001-02-28 2003-06-03 International Business Machines Corporation Managing unvirtualized data pages in real storage
GB2381886B (en) * 2001-11-07 2004-06-23 Sun Microsystems Inc Computer system with virtual memory and paging mechanism
US20060253682A1 (en) 2005-05-05 2006-11-09 International Business Machines Corporation Managing computer memory in a computing environment with dynamic logical partitioning
US7454585B2 (en) * 2005-12-22 2008-11-18 International Business Machines Corporation Efficient and flexible memory copy operation
US7506132B2 (en) * 2005-12-22 2009-03-17 International Business Machines Corporation Validity of address ranges used in semi-synchronous memory copy operations
JP2008077144A (ja) * 2006-09-19 2008-04-03 Ricoh Co Ltd 仮想化システム、メモリ管理方法及び制御プログラム
US8335906B2 (en) 2008-01-11 2012-12-18 International Business Machines Corporation Perform frame management function instruction for clearing blocks of main storage
US8417916B2 (en) 2008-01-11 2013-04-09 International Business Machines Corporation Perform frame management function instruction for setting storage keys and clearing blocks of main storage
US8151083B2 (en) 2008-01-11 2012-04-03 International Business Machines Corporation Dynamic address translation with frame management
US8132036B2 (en) * 2008-04-25 2012-03-06 International Business Machines Corporation Reducing latency in data transfer between asynchronous clock domains
TW201241662A (en) * 2010-12-21 2012-10-16 Ibm Virtual machine validation
US8918885B2 (en) * 2012-02-09 2014-12-23 International Business Machines Corporation Automatic discovery of system integrity exposures in system code
US11151267B2 (en) * 2019-02-25 2021-10-19 International Business Machines Corporation Move data and set storage key based on key function control
CN110188026B (zh) * 2019-05-31 2023-05-12 龙芯中科技术股份有限公司 快表缺失参数的确定方法及装置

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4038645A (en) * 1976-04-30 1977-07-26 International Business Machines Corporation Non-translatable storage protection control system
US4355355A (en) * 1980-03-19 1982-10-19 International Business Machines Corp. Address generating mechanism for multiple virtual spaces
US4500952A (en) * 1980-05-23 1985-02-19 International Business Machines Corporation Mechanism for control of address translation by a program using a plurality of translation tables
US4521846A (en) * 1981-02-20 1985-06-04 International Business Machines Corporation Mechanism for accessing multiple virtual address spaces
US4476524A (en) * 1981-07-02 1984-10-09 International Business Machines Corporation Page storage control methods and means
JPS5898893A (ja) * 1981-12-09 1983-06-11 Toshiba Corp 情報処理装置
JPS6047624B2 (ja) * 1982-06-30 1985-10-22 富士通株式会社 アドレス変換制御方式
JPS6261132A (ja) * 1985-09-12 1987-03-17 Fujitsu Ltd デ−タ転送命令制御方式
US4775955A (en) * 1985-10-30 1988-10-04 International Business Machines Corporation Cache coherence mechanism based on locking
US4763244A (en) * 1986-01-15 1988-08-09 Motorola, Inc. Paged memory management unit capable of selectively supporting multiple address spaces
JPS6376034A (ja) * 1986-09-19 1988-04-06 Hitachi Ltd 多重アドレス空間制御方式
US5127094A (en) * 1987-11-09 1992-06-30 Hitachi, Ltd. Virtual storage type computer system
US5023773A (en) * 1988-02-10 1991-06-11 International Business Machines Corporation Authorization for selective program access to data in multiple address spaces

Also Published As

Publication number Publication date
JPH0531179B2 (de) 1993-05-11
CA2024444C (en) 1995-08-15
DE69029504T2 (de) 1997-07-17
US5237668A (en) 1993-08-17
EP0423453A3 (en) 1992-04-29
BR9005264A (pt) 1991-09-17
EP0423453A2 (de) 1991-04-24
EP0423453B1 (de) 1996-12-27
CA2024444A1 (en) 1991-04-21
JPH03137747A (ja) 1991-06-12
ATE146886T1 (de) 1997-01-15

Similar Documents

Publication Publication Date Title
DE69029504D1 (de) Verfahren zum Übersetzen und Kopieren von Adressen
US7073042B2 (en) Reclaiming existing fields in address translation data structures to extend control over memory accesses
US7908646B1 (en) Virtualization system for computers having multiple protection mechanisms
US4514800A (en) Digital computer system including apparatus for resolving names representing data items and capable of executing instructions belonging to general instruction sets
US7490216B1 (en) Methods for accessing multiple page tables in a computer system
US4985828A (en) Method and apparatus for generating a real address multiple virtual address spaces of a storage
US4575797A (en) Digital data processing system incorporating object-based addressing and capable of executing instructions belonging to several instruction sets
EP0478978A2 (de) System mit mehreren gesteuerten Datenräumen
US4731734A (en) Digital computer system incorporating object-based addressing and access control and tables defining derivation of addresses of data from operands in instructions
US4498132A (en) Data processing system using object-based information and a protection scheme for determining access rights to such information and using multilevel microcode techniques
US4989137A (en) Computer memory system
ES8405177A1 (es) Sistema de control de traduccion de direcciones en un sistema de proceso de datos.
KR20020039685A (ko) 미세 단위 변환 식별
US5764944A (en) Method and apparatus for TLB invalidation mechanism for protective page fault
US5107417A (en) Address translating method for translating virtual address to real address with specified address register to allow bypass of translation steps
US4545012A (en) Access control system for use in a digital computer system with object-based addressing and call and return operations
US5388244A (en) Controls for initial diversion of page-frame logical content as part of dynamic virtual-to-real translation of a virtual page address
US4675810A (en) Digital data processing system having a uniquely organized memory system using object-based addressing and in which operand data is identified by names accessed by name tables
US4498131A (en) Data processing system having addressing mechanisms for processing object-based information and a protection scheme for determining access rights to such information
KR100791815B1 (ko) 컴퓨터 시스템 및 컴퓨터 시스템에서 인스트럭션을 실행하는 방법
US4656579A (en) Digital data processing system having a uniquely organized memory system and means for storing and accessing information therein
SE8305290L (sv) Minneshanteringsenhet for datorer
WO1995012848A1 (en) Recovery boot process
JPH07120318B2 (ja) アクセス及び欠陥論理信号を用いて主メモリユニットを保護する装置及び方法
GB2239334A (en) Communication between execution environments in a data processing system employing an object-oriented memory protection mechanism

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee