DE69032384T2 - Datenpuffer - Google Patents

Datenpuffer

Info

Publication number
DE69032384T2
DE69032384T2 DE69032384T DE69032384T DE69032384T2 DE 69032384 T2 DE69032384 T2 DE 69032384T2 DE 69032384 T DE69032384 T DE 69032384T DE 69032384 T DE69032384 T DE 69032384T DE 69032384 T2 DE69032384 T2 DE 69032384T2
Authority
DE
Germany
Prior art keywords
data buffer
buffer
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69032384T
Other languages
English (en)
Other versions
DE69032384D1 (de
Inventor
James Norris Dieffenderfer
Ronald Nick Kalla
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of DE69032384D1 publication Critical patent/DE69032384D1/de
Application granted granted Critical
Publication of DE69032384T2 publication Critical patent/DE69032384T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • G06F5/16—Multiplexed systems, i.e. using two or more similar devices which are alternately accessed for enqueue and dequeue operations, e.g. ping-pong buffers

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Static Random-Access Memory (AREA)
  • Bus Control (AREA)
  • Information Transfer Systems (AREA)
DE69032384T 1989-09-05 1990-07-31 Datenpuffer Expired - Fee Related DE69032384T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/402,935 US5224213A (en) 1989-09-05 1989-09-05 Ping-pong data buffer for transferring data from one data bus to another data bus

Publications (2)

Publication Number Publication Date
DE69032384D1 DE69032384D1 (de) 1998-07-16
DE69032384T2 true DE69032384T2 (de) 1999-02-18

Family

ID=23593871

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69032384T Expired - Fee Related DE69032384T2 (de) 1989-09-05 1990-07-31 Datenpuffer

Country Status (5)

Country Link
US (1) US5224213A (de)
EP (1) EP0416281B1 (de)
JP (1) JPH0650495B2 (de)
BR (1) BR9004386A (de)
DE (1) DE69032384T2 (de)

Families Citing this family (91)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2776390B2 (ja) * 1989-11-30 1998-07-16 富士通株式会社 送信系及び受信系バスインタフェース
JP2962787B2 (ja) * 1990-08-10 1999-10-12 富士通株式会社 通信制御方式
GB9019022D0 (en) * 1990-08-31 1990-10-17 Ncr Co Work station or similar data processing system including interfacing means to microchannel means
WO1993009504A1 (en) * 1991-10-30 1993-05-13 I-Cube Design Systems Inc. Field programmable circuit board
CA2080210C (en) * 1992-01-02 1998-10-27 Nader Amini Bidirectional data storage facility for bus interface unit
US5450546A (en) * 1992-01-31 1995-09-12 Adaptec, Inc. Intelligent hardware for automatically controlling buffer memory storage space in a disk drive
US5440691A (en) * 1992-02-27 1995-08-08 Digital Equipment Corporation, Pat. Law Group System for minimizing underflowing transmit buffer and overflowing receive buffer by giving highest priority for storage device access
JPH07504773A (ja) * 1992-03-18 1995-05-25 セイコーエプソン株式会社 マルチ幅のメモリ・サブシステムをサポートするためのシステム並びに方法
US5396597A (en) * 1992-04-03 1995-03-07 International Business Machines Corporation System for transferring data between processors via dual buffers within system memory with first and second processors accessing system memory directly and indirectly
US5768548A (en) * 1992-04-15 1998-06-16 Intel Corporation Bus bridge for responding to received first write command by storing data and for responding to received second write command by transferring the stored data
US5467295A (en) * 1992-04-30 1995-11-14 Intel Corporation Bus arbitration with master unit controlling bus and locking a slave unit that can relinquish bus for other masters while maintaining lock on slave unit
US5341474A (en) * 1992-05-15 1994-08-23 Bell Communications Research, Inc. Communications architecture and buffer for distributing information services
EP0574598A1 (de) * 1992-06-13 1993-12-22 International Business Machines Corporation Datenpufferspeicher
US5646745A (en) * 1992-07-13 1997-07-08 Mita Industrial Co., Ltd. Image data processing apparatus having line memory
US5745791A (en) * 1992-09-16 1998-04-28 Intel Corporation System for interfacing first and second components having different data path width by generating first and second component address to read data into buffer
TW276312B (de) * 1992-10-20 1996-05-21 Cirrlis Logic Inc
EP0596651A1 (de) * 1992-11-02 1994-05-11 National Semiconductor Corporation Datennetz mit isochroner Übertragungsfähigkeit
JP3264465B2 (ja) 1993-06-30 2002-03-11 株式会社日立製作所 記憶システム
US5671445A (en) * 1993-07-19 1997-09-23 Oki America, Inc. Interface for transmitting graphics data to a printer from a host computer system in rasterized form
US5897667A (en) * 1993-11-16 1999-04-27 Intel Corporation Method and apparatus for transferring data received from a first bus in a non-burst manner to a second bus in a burst manner
US5771397A (en) * 1993-12-09 1998-06-23 Quantum Corporation SCSI disk drive disconnection/reconnection timing method for reducing bus utilization
GB2286910B (en) * 1994-02-24 1998-11-25 Intel Corp Apparatus and method for prefetching data to load buffers in a bridge between two buses in a computer
US5706443A (en) * 1994-05-11 1998-01-06 International Business Machines Corporation Method and apparatus for enabling pipelining of buffered data
US5696990A (en) * 1995-05-15 1997-12-09 Nvidia Corporation Method and apparatus for providing improved flow control for input/output operations in a computer system having a FIFO circuit and an overflow storage area
US5768624A (en) * 1996-02-28 1998-06-16 Opti Inc. Method and apparatus for employing ping-pong buffering with one level deep buffers for fast DRAM access
KR100189530B1 (ko) * 1996-05-21 1999-06-01 윤종용 마이크로 프로세서와 메모리간의 데이타 인터페이스 방법
US5805597A (en) * 1996-06-04 1998-09-08 National Semiconductor Corporation Method and apparatus for providing low power basic telephony type service over a twisted pair ethernet physical layer
US6073205A (en) * 1997-07-10 2000-06-06 National Instruments Corporation System and method of write posting in a universal serial bus system
US5987530A (en) * 1997-07-10 1999-11-16 National Instruments Coporation Method for caching data and generating only one read request to read the requested data and additional data in universal serial bus system
US6016522A (en) * 1997-11-13 2000-01-18 Creative Labs, Inc. System for switching between buffers when receiving bursty audio by computing loop jump indicator plus loop start address for read operations in selected buffer
US6363076B1 (en) * 1998-01-27 2002-03-26 International Business Machines Corporation Phantom buffer for interfacing between buses of differing speeds
US6097775A (en) * 1998-02-17 2000-08-01 Lsi Logic Corporation Method and apparatus for synchronously transferring signals between clock domains
US6456399B1 (en) * 1998-02-25 2002-09-24 Telenor Satellite Services, Inc. Buffer overflow and underflow control for facsimile transmission
KR100331330B1 (ko) 1998-09-05 2002-09-05 삼성전자 주식회사 참조정보를저장하는방법및장치
US7356624B1 (en) * 1999-03-25 2008-04-08 Texas Instruments Incorporated Interface between different clock rate components
US6360290B1 (en) 1999-06-23 2002-03-19 United Technologies Corporation Commercial standard digital bus interface circuit
US6341318B1 (en) * 1999-08-10 2002-01-22 Chameleon Systems, Inc. DMA data streaming
US6507877B1 (en) * 1999-09-03 2003-01-14 Whamtech, Inc. Asynchronous concurrent dual-stream FIFO
US6615308B1 (en) * 1999-12-09 2003-09-02 Intel Corporation Method and apparatus for regulating write burst lengths
US6687803B1 (en) * 2000-03-02 2004-02-03 Agere Systems, Inc. Processor architecture and a method of processing
DE10050980A1 (de) * 2000-10-13 2002-05-02 Systemonic Ag Speicherkonfiguration mit I/O-Unterstützung
US6874043B2 (en) 2000-10-17 2005-03-29 Bridgeworks Ltd. Data buffer
GB0025495D0 (en) * 2000-10-17 2000-11-29 Digital Interfaces Ltd A data buffer
GB2371647B (en) * 2000-10-17 2002-12-31 Digital Interfaces Ltd A Data buffer
US6760772B2 (en) 2000-12-15 2004-07-06 Qualcomm, Inc. Generating and implementing a communication protocol and interface for high data rate signal transfer
JP4017177B2 (ja) * 2001-02-28 2007-12-05 スパンション エルエルシー メモリ装置
US8812706B1 (en) 2001-09-06 2014-08-19 Qualcomm Incorporated Method and apparatus for compensating for mismatched delays in signals of a mobile display interface (MDDI) system
US7065491B2 (en) * 2002-02-15 2006-06-20 National Central University Inverse-modified discrete cosine transform and overlap-add method and hardware structure for MPEG layer3 audio signal decoding
JP4198376B2 (ja) * 2002-04-02 2008-12-17 Ｎｅｃエレクトロニクス株式会社 バスシステム及びバスシステムを含む情報処理システム
US9330060B1 (en) * 2003-04-15 2016-05-03 Nvidia Corporation Method and device for encoding and decoding video image data
US8705579B2 (en) 2003-06-02 2014-04-22 Qualcomm Incorporated Generating and implementing a signal protocol and interface for higher data rates
GB0318384D0 (en) * 2003-08-06 2003-09-10 Ibm A storage controller and a method for recording diagnostic information
EP2363989B1 (de) 2003-08-13 2018-09-19 Qualcomm Incorporated Signalschnittstelle für höhere datenübertragungsraten
US8719334B2 (en) 2003-09-10 2014-05-06 Qualcomm Incorporated High data rate interface
CN102801615A (zh) 2003-10-15 2012-11-28 高通股份有限公司 高数据速率接口
WO2005043862A1 (en) 2003-10-29 2005-05-12 Qualcomm Incorporated High data rate interface
CA2545817C (en) 2003-11-12 2011-11-29 Qualcomm Incorporated High data rate interface with improved link control
MXPA06006012A (es) 2003-11-25 2006-08-23 Qualcomm Inc Interfase de indice de datos alto con sincronizacion de enlace mejorada.
EP2247071B1 (de) 2003-12-08 2013-09-25 QUALCOMM Incorporated Hochgeschwindigkeits-Datenschnittstelle mit verbesserter Verknüpfungssynchronisation
US20050144509A1 (en) * 2003-12-24 2005-06-30 Fernando Zayas Cache search accelerator method
US8669988B2 (en) 2004-03-10 2014-03-11 Qualcomm Incorporated High data rate interface apparatus and method
JP4519903B2 (ja) 2004-03-17 2010-08-04 クゥアルコム・インコーポレイテッド 高速データレートインタフェース装置及び方法
WO2005096594A1 (en) 2004-03-24 2005-10-13 Qualcomm Incorporated High data rate interface apparatus and method
US20080301328A1 (en) * 2004-04-27 2008-12-04 Russ Craig F Method and system for improved communication between central processing units and input/output processors
US8630305B2 (en) 2004-06-04 2014-01-14 Qualcomm Incorporated High data rate interface apparatus and method
US8650304B2 (en) 2004-06-04 2014-02-11 Qualcomm Incorporated Determining a pre skew and post skew calibration data rate in a mobile display digital interface (MDDI) communication system
US7620530B2 (en) * 2004-11-16 2009-11-17 Nvidia Corporation System with PPU/GPU architecture
US8699330B2 (en) 2004-11-24 2014-04-15 Qualcomm Incorporated Systems and methods for digital data transmission rate control
US20060161691A1 (en) * 2004-11-24 2006-07-20 Behnam Katibian Methods and systems for synchronous execution of commands across a communication link
US8539119B2 (en) 2004-11-24 2013-09-17 Qualcomm Incorporated Methods and apparatus for exchanging messages having a digital data interface device message format
US8873584B2 (en) 2004-11-24 2014-10-28 Qualcomm Incorporated Digital data interface device
US8667363B2 (en) 2004-11-24 2014-03-04 Qualcomm Incorporated Systems and methods for implementing cyclic redundancy checks
US8723705B2 (en) * 2004-11-24 2014-05-13 Qualcomm Incorporated Low output skew double data rate serial encoder
US8692838B2 (en) * 2004-11-24 2014-04-08 Qualcomm Incorporated Methods and systems for updating a buffer
US7646628B2 (en) * 2005-02-09 2010-01-12 Nec Corporation Toggle magnetic random access memory and write method of toggle magnetic random access memory
US8692839B2 (en) 2005-11-23 2014-04-08 Qualcomm Incorporated Methods and systems for updating a buffer
US8730069B2 (en) 2005-11-23 2014-05-20 Qualcomm Incorporated Double data rate serial encoder
US7779174B2 (en) * 2006-11-03 2010-08-17 Samsung Electronics Co., Ltd. Method and apparatus for dynamically changing burst length using direct memory access control
DE102007005866B4 (de) * 2007-02-06 2021-11-04 Intel Deutschland Gmbh Anordnung, Verfahren und Computerprogramm-Produkt zum Anzeigen einer Folge von digitalen Bildern
US7995067B2 (en) * 2007-03-29 2011-08-09 Mobileye Technologies Limited Cyclical image buffer
US7945745B2 (en) * 2007-09-17 2011-05-17 General Electric Company Methods and systems for exchanging data
US7945716B2 (en) * 2007-09-27 2011-05-17 Integrated Device Technology, Inc. Serial buffer supporting virtual queue to physical memory mapping
US7818470B2 (en) * 2007-09-27 2010-10-19 Integrated Device Technology, Inc. Adaptive interrupt on serial rapid input/output (SRIO) endpoint
US20090086750A1 (en) * 2007-09-27 2009-04-02 Integrated Device Technology, Inc. Non-Random Access Rapid I/O Endpoint In A Multi-Processor System
US7805551B2 (en) * 2007-09-27 2010-09-28 Integrated Device Technology, Inc. Multi-function queue to support data offload, protocol translation and pass-through FIFO
US9047236B2 (en) * 2008-06-06 2015-06-02 Amazon Technologies, Inc. Client side stream switching
JP5359603B2 (ja) * 2009-06-25 2013-12-04 セイコーエプソン株式会社 集積回路システム、データ書き込み方法、データ読み出し方法
US9167296B2 (en) * 2012-02-28 2015-10-20 Qualcomm Incorporated Customized playback at sink device in wireless display system
US8938561B2 (en) * 2013-01-10 2015-01-20 Skymedi Corporation Time-sharing buffer access system
US10191871B2 (en) 2017-06-20 2019-01-29 Infineon Technologies Ag Safe double buffering using DMA safe linked lists
DE102018005620A1 (de) * 2018-07-17 2020-01-23 WAGO Verwaltungsgesellschaft mit beschränkter Haftung Schaltung zur gepufferten Übertragung von Daten

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS52105737A (en) * 1976-03-02 1977-09-05 Satsuporoshi Information repeater
JPS6022777B2 (ja) * 1978-11-08 1985-06-04 株式会社東芝 デ−タ転送方式
CA1162314A (en) * 1979-12-07 1984-02-14 Hideo Ota Data input/output method and system
US4455606A (en) * 1981-09-14 1984-06-19 Honeywell Information Systems Inc. Logic control system for efficient memory to CPU transfers
US4489381A (en) * 1982-08-06 1984-12-18 International Business Machines Corporation Hierarchical memories having two ports at each subordinate memory level
US4751671A (en) * 1983-02-14 1988-06-14 Prime Computer, Inc. Size configurable data storage system
US4571671A (en) * 1983-05-13 1986-02-18 International Business Machines Corporation Data processor having multiple-buffer adapter between a system channel and an input/output bus
US4716525A (en) * 1985-04-15 1987-12-29 Concurrent Computer Corporation Peripheral controller for coupling data buses having different protocol and transfer rates
US4805094A (en) * 1986-08-27 1989-02-14 American Telephone & Telegraph Company Multi-channel memory access circuit
JP2549642B2 (ja) * 1986-12-26 1996-10-30 株式会社東芝 画像処理装置
JPH01116861A (ja) * 1987-10-30 1989-05-09 Matsushita Graphic Commun Syst Inc データ転送システム
FR2623349A1 (fr) * 1987-11-18 1989-05-19 Alcatel Thomson Faisceaux Dispositif de retard d'au moins un train de donnees binaires a haut debit

Also Published As

Publication number Publication date
EP0416281A3 (en) 1992-08-26
DE69032384D1 (de) 1998-07-16
JPH0650495B2 (ja) 1994-06-29
EP0416281B1 (de) 1998-06-10
US5224213A (en) 1993-06-29
BR9004386A (pt) 1991-09-10
EP0416281A2 (de) 1991-03-13
JPH0399353A (ja) 1991-04-24

Similar Documents

Publication Publication Date Title
DE69032384T2 (de) Datenpuffer
DE69029248D1 (de) Datensynchronisierungspuffer
DE69033042D1 (de) Datenverarbeitung
KR890017426U (ko) 완충기
DE69031203D1 (de) Datenaufzeichnungssystem
DE69031967T2 (de) Informationsverarbeitungsanordnung
DK32790A (da) Cyclosporinformulering
DK0396403T3 (da) Datastrøm-frame-synkronisering
DE69024130T2 (de) Datenkompressionssystem
DE69032036D1 (de) Daten-Aufzeichnungsgerät
DE69032035T2 (de) FIFO-Speicher
DE69031238T2 (de) Datenentpacker
NO924464D0 (no) Data-dekoeringsanordning
FI916008A0 (fi) Puskuritila
DE69030457T2 (de) Elastische Pufferspeicher
DE69032959T2 (de) Datenschnittstellensystem
DE69027516D1 (de) Pufferschaltung
KR910000874U (ko) 문의 완충용 패킹
DE69028601T2 (de) Datenkomprimierungssystem
DK539989D0 (da) Aminopterinforbindelse
KR910006612U (ko) 기구용 완충구조
KR890016423U (ko) 창문용 완충구
KR910005449U (ko) 장독
KR910005114U (ko) 출력버퍼
DE68925482T2 (de) Datenrecorder

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee