US5451887A
(en)
|
1986-09-19 |
1995-09-19 |
Actel Corporation |
Programmable logic module and architecture for field programmable gate array device
|
US5477165A
(en)
*
|
1986-09-19 |
1995-12-19 |
Actel Corporation |
Programmable logic module and architecture for field programmable gate array device
|
US5187393A
(en)
*
|
1986-09-19 |
1993-02-16 |
Actel Corporation |
Reconfigurable programmable interconnect architecture
|
US5367208A
(en)
|
1986-09-19 |
1994-11-22 |
Actel Corporation |
Reconfigurable programmable interconnect architecture
|
US5218240A
(en)
*
|
1990-11-02 |
1993-06-08 |
Concurrent Logic, Inc. |
Programmable logic cell and array with bus repeaters
|
US5322812A
(en)
|
1991-03-20 |
1994-06-21 |
Crosspoint Solutions, Inc. |
Improved method of fabricating antifuses in an integrated circuit device and resulting structure
|
US5338984A
(en)
*
|
1991-08-29 |
1994-08-16 |
National Semiconductor Corp. |
Local and express diagonal busses in a configurable logic array
|
US6759870B2
(en)
|
1991-09-03 |
2004-07-06 |
Altera Corporation |
Programmable logic array integrated circuits
|
US20020130681A1
(en)
*
|
1991-09-03 |
2002-09-19 |
Cliff Richard G. |
Programmable logic array integrated circuits
|
GB9223226D0
(en)
*
|
1992-11-05 |
1992-12-16 |
Algotronix Ltd |
Improved configurable cellular array (cal ii)
|
WO1994022142A1
(en)
*
|
1993-03-17 |
1994-09-29 |
Zycad Corporation |
Random access memory (ram) based configurable arrays
|
US5598343A
(en)
*
|
1993-10-01 |
1997-01-28 |
Texas Instruments Incorporated |
Method of segmenting an FPGA channel architecture for maximum routability and performance
|
EP0650194B1
(de)
*
|
1993-10-21 |
1999-11-10 |
Advanced Micro Devices, Inc. |
Dynamischer Bus von hoher Dichte
|
US5469078A
(en)
*
|
1994-01-06 |
1995-11-21 |
Texas Instruments Incorporated |
Programmable logic device routing architecture
|
US5689195A
(en)
*
|
1995-05-17 |
1997-11-18 |
Altera Corporation |
Programmable logic array integrated circuit devices
|
US5424655A
(en)
*
|
1994-05-20 |
1995-06-13 |
Quicklogic Corporation |
Programmable application specific integrated circuit employing antifuses and methods therefor
|
US5552720A
(en)
*
|
1994-12-01 |
1996-09-03 |
Quicklogic Corporation |
Method for simultaneous programming of multiple antifuses
|
US5495181A
(en)
*
|
1994-12-01 |
1996-02-27 |
Quicklogic Corporation |
Integrated circuit facilitating simultaneous programming of multiple antifuses
|
US5581199A
(en)
*
|
1995-01-04 |
1996-12-03 |
Xilinx, Inc. |
Interconnect architecture for field programmable gate array using variable length conductors
|
US5592106A
(en)
*
|
1995-05-17 |
1997-01-07 |
Altera Corporation |
Programmable logic array integrated circuits with interconnection conductors of overlapping extent
|
US5543732A
(en)
*
|
1995-05-17 |
1996-08-06 |
Altera Corporation |
Programmable logic array devices with interconnect lines of various lengths
|
US5900743A
(en)
*
|
1995-05-17 |
1999-05-04 |
Altera Corporation |
Programmable logic array devices with interconnect lines of various lengths
|
US5909126A
(en)
*
|
1995-05-17 |
1999-06-01 |
Altera Corporation |
Programmable logic array integrated circuit devices with interleaved logic array blocks
|
US5963049A
(en)
|
1995-05-17 |
1999-10-05 |
Altera Corporation |
Programmable logic array integrated circuit architectures
|
US5625301A
(en)
*
|
1995-05-18 |
1997-04-29 |
Actel Corporation |
Flexible FPGA input/output architecture
|
US5671432A
(en)
*
|
1995-06-02 |
1997-09-23 |
International Business Machines Corporation |
Programmable array I/O-routing resource
|
US5646546A
(en)
*
|
1995-06-02 |
1997-07-08 |
International Business Machines Corporation |
Programmable logic cell having configurable gates and multiplexers
|
US5652529A
(en)
*
|
1995-06-02 |
1997-07-29 |
International Business Machines Corporation |
Programmable array clock/reset resource
|
US5631578A
(en)
*
|
1995-06-02 |
1997-05-20 |
International Business Machines Corporation |
Programmable array interconnect network
|
US5744980A
(en)
*
|
1996-02-16 |
1998-04-28 |
Actel Corporation |
Flexible, high-performance static RAM architecture for field-programmable gate arrays
|
US5835998A
(en)
*
|
1996-04-04 |
1998-11-10 |
Altera Corporation |
Logic cell for programmable logic devices
|
US5781032A
(en)
*
|
1996-09-09 |
1998-07-14 |
International Business Machines Corporation |
Programmable inverter circuit used in a programmable logic cell
|
US5880597A
(en)
*
|
1996-09-18 |
1999-03-09 |
Altera Corporation |
Interleaved interconnect for programmable logic array devices
|
US5999016A
(en)
*
|
1996-10-10 |
1999-12-07 |
Altera Corporation |
Architectures for programmable logic devices
|
US5977793A
(en)
*
|
1996-10-10 |
1999-11-02 |
Altera Corporation |
Programmable logic device with hierarchical interconnection resources
|
US6300794B1
(en)
|
1996-10-10 |
2001-10-09 |
Altera Corporation |
Programmable logic device with hierarchical interconnection resources
|
US5858817A
(en)
*
|
1996-10-10 |
1999-01-12 |
Lockheed Martin Corporation |
Process to personalize master slice wafers and fabricate high density VLSI components with a single masking step
|
US7148722B1
(en)
|
1997-02-20 |
2006-12-12 |
Altera Corporation |
PCI-compatible programmable logic devices
|
US5999015A
(en)
*
|
1997-02-20 |
1999-12-07 |
Altera Corporation |
Logic region resources for programmable logic devices
|
US6127844A
(en)
*
|
1997-02-20 |
2000-10-03 |
Altera Corporation |
PCI-compatible programmable logic devices
|
US5982195A
(en)
*
|
1997-02-20 |
1999-11-09 |
Altera Corporation |
Programmable logic device architectures
|
US6204689B1
(en)
|
1997-02-26 |
2001-03-20 |
Xilinx, Inc. |
Input/output interconnect circuit for FPGAs
|
US5920202A
(en)
*
|
1997-02-26 |
1999-07-06 |
Xilinx, Inc. |
Configurable logic element with ability to evaluate five and six input functions
|
US5942913A
(en)
*
|
1997-03-20 |
1999-08-24 |
Xilinx, Inc. |
FPGA repeatable interconnect structure with bidirectional and unidirectional interconnect lines
|
US5914616A
(en)
*
|
1997-02-26 |
1999-06-22 |
Xilinx, Inc. |
FPGA repeatable interconnect structure with hierarchical interconnect lines
|
US5889411A
(en)
*
|
1997-02-26 |
1999-03-30 |
Xilinx, Inc. |
FPGA having logic element carry chains capable of generating wide XOR functions
|
US5963050A
(en)
|
1997-02-26 |
1999-10-05 |
Xilinx, Inc. |
Configurable logic element with fast feedback paths
|
US6396303B1
(en)
|
1997-02-26 |
2002-05-28 |
Xilinx, Inc. |
Expandable interconnect structure for FPGAS
|
US6201410B1
(en)
|
1997-02-26 |
2001-03-13 |
Xilinx, Inc. |
Wide logic gate implemented in an FPGA configurable logic element
|
US6184710B1
(en)
|
1997-03-20 |
2001-02-06 |
Altera Corporation |
Programmable logic array devices with enhanced interconnectivity between adjacent logic regions
|
US6107824A
(en)
|
1997-10-16 |
2000-08-22 |
Altera Corporation |
Circuitry and methods for internal interconnection of programmable logic devices
|
US6107825A
(en)
*
|
1997-10-16 |
2000-08-22 |
Altera Corporation |
Input/output circuitry for programmable logic devices
|
US6084427A
(en)
*
|
1998-05-19 |
2000-07-04 |
Altera Corporation |
Programmable logic devices with enhanced multiplexing capabilities
|
US6121790A
(en)
|
1997-10-16 |
2000-09-19 |
Altera Corporation |
Programmable logic device with enhanced multiplexing capabilities in interconnect resources
|
US6242767B1
(en)
|
1997-11-10 |
2001-06-05 |
Lightspeed Semiconductor Corp. |
Asic routing architecture
|
US6069490A
(en)
*
|
1997-12-02 |
2000-05-30 |
Xilinx, Inc. |
Routing architecture using a direct connect routing mesh
|
US6185724B1
(en)
|
1997-12-02 |
2001-02-06 |
Xilinx, Inc. |
Template-based simulated annealing move-set that improves FPGA architectural feature utilization
|
US6084429A
(en)
*
|
1998-04-24 |
2000-07-04 |
Xilinx, Inc. |
PLD having a window pane architecture with segmented and staggered interconnect wiring between logic block arrays
|
US7389487B1
(en)
|
1998-04-28 |
2008-06-17 |
Actel Corporation |
Dedicated interface architecture for a hybrid integrated circuit
|
EP0978944B1
(de)
*
|
1998-07-06 |
2002-01-02 |
Hewlett-Packard Company, A Delaware Corporation |
Verdrahtung von Zellen in logischen Feldern
|
US6169416B1
(en)
|
1998-09-01 |
2001-01-02 |
Quicklogic Corporation |
Programming architecture for field programmable gate array
|
US6215326B1
(en)
|
1998-11-18 |
2001-04-10 |
Altera Corporation |
Programmable logic device architecture with super-regions having logic regions and a memory region
|
US6507216B1
(en)
|
1998-11-18 |
2003-01-14 |
Altera Corporation |
Efficient arrangement of interconnection resources on programmable logic devices
|
US6407576B1
(en)
*
|
1999-03-04 |
2002-06-18 |
Altera Corporation |
Interconnection and input/output resources for programmable logic integrated circuit devices
|
US6590419B1
(en)
*
|
1999-10-12 |
2003-07-08 |
Altera Toronto Co. |
Heterogeneous interconnection architecture for programmable logic devices
|
US6613611B1
(en)
|
2000-12-22 |
2003-09-02 |
Lightspeed Semiconductor Corporation |
ASIC routing architecture with variable number of custom masks
|
US6720796B1
(en)
|
2001-05-06 |
2004-04-13 |
Altera Corporation |
Multiple size memories in a programmable logic device
|
US6885043B2
(en)
*
|
2002-01-18 |
2005-04-26 |
Lightspeed Semiconductor Corporation |
ASIC routing architecture
|
US7135888B1
(en)
*
|
2004-07-22 |
2006-11-14 |
Altera Corporation |
Programmable routing structures providing shorter timing delays for input/output signals
|
CN103003854B
(zh)
|
2010-07-29 |
2015-05-27 |
福特全球技术公司 |
用于基于驾驶员工作负担调度驾驶员接口任务的系统和方法
|
US9153531B1
(en)
|
2014-02-27 |
2015-10-06 |
Altera Corporation |
Methods and apparatus for reducing crosstalk and twist region height in routing wires
|
US9564394B1
(en)
|
2014-11-18 |
2017-02-07 |
Altera Corporation |
Methods and apparatus for reducing spatial overlap between routing wires
|