DE69131310T2 - Verfahren und Vorrichtung zur Taktsignalregelung in einem Synchronsystem - Google Patents

Verfahren und Vorrichtung zur Taktsignalregelung in einem Synchronsystem

Info

Publication number
DE69131310T2
DE69131310T2 DE69131310T DE69131310T DE69131310T2 DE 69131310 T2 DE69131310 T2 DE 69131310T2 DE 69131310 T DE69131310 T DE 69131310T DE 69131310 T DE69131310 T DE 69131310T DE 69131310 T2 DE69131310 T2 DE 69131310T2
Authority
DE
Germany
Prior art keywords
clock signal
signal control
synchronous system
synchronous
control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69131310T
Other languages
English (en)
Other versions
DE69131310D1 (de
Inventor
Jean-Marie Boudry
Jacques Brinkhuysen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Bull Sa Les Clayes Sous Bois Fr
Original Assignee
Bull SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Bull SA filed Critical Bull SA
Application granted granted Critical
Publication of DE69131310D1 publication Critical patent/DE69131310D1/de
Publication of DE69131310T2 publication Critical patent/DE69131310T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/08—Clock generators with changeable or programmable clock frequency
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew
DE69131310T 1990-08-30 1991-08-28 Verfahren und Vorrichtung zur Taktsignalregelung in einem Synchronsystem Expired - Fee Related DE69131310T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR9010805A FR2666424B1 (fr) 1990-08-30 1990-08-30 Procede et dispositif de reglage des signaux d'horloge dans un systeme synchrone.

Publications (2)

Publication Number Publication Date
DE69131310D1 DE69131310D1 (de) 1999-07-15
DE69131310T2 true DE69131310T2 (de) 1999-11-04

Family

ID=9399956

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69131310T Expired - Fee Related DE69131310T2 (de) 1990-08-30 1991-08-28 Verfahren und Vorrichtung zur Taktsignalregelung in einem Synchronsystem

Country Status (5)

Country Link
US (1) US5305453A (de)
EP (1) EP0474541B1 (de)
JP (1) JPH04256114A (de)
DE (1) DE69131310T2 (de)
FR (1) FR2666424B1 (de)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05268016A (ja) * 1992-02-19 1993-10-15 Nec Corp 半導体集積回路
US5640523A (en) * 1994-09-02 1997-06-17 Cypress Semiconductor Corporation Method and apparatus for a pulsed tri-state phase detector for reduced jitter clock recovery
JPH08123520A (ja) * 1994-10-25 1996-05-17 Mitsubishi Electric Corp 駆動制御指令装置と複数台の駆動制御指令装置の同期制御システム及びその同期制御方法
US5455540A (en) * 1994-10-26 1995-10-03 Cypress Semiconductor Corp. Modified bang-bang phase detector with ternary output
FR2767935B1 (fr) * 1997-09-04 1999-11-12 Bull Sa Procede pour synchroniser un systeme informatique et systeme informatique ainsi synchronise
US6304517B1 (en) 1999-06-18 2001-10-16 Telefonaktiebolaget Lm Ericsson (Publ) Method and apparatus for real time clock frequency error correction
JP3880302B2 (ja) * 2000-10-12 2007-02-14 富士通株式会社 位相合成回路およびタイミング信号発生回路
US20020078342A1 (en) * 2000-09-25 2002-06-20 Broadcom Corporation E-commerce security processor alignment logic
US20020061107A1 (en) * 2000-09-25 2002-05-23 Tham Terry K. Methods and apparatus for implementing a cryptography engine
US6621882B2 (en) 2001-03-02 2003-09-16 General Dynamics Information Systems, Inc. Method and apparatus for adjusting the clock delay in systems with multiple integrated circuits
US20030084360A1 (en) * 2001-08-21 2003-05-01 Grant David Alexander Method of synchronizing and phase staggering two or more sampled data systems
US7372928B1 (en) 2002-11-15 2008-05-13 Cypress Semiconductor Corporation Method and system of cycle slip framing in a deserializer
US8085857B1 (en) 2003-09-25 2011-12-27 Cypress Semiconductor Corporation Digital-compatible multi-state-sense input
US10037213B2 (en) 2016-09-19 2018-07-31 Nxp Usa, Inc. System and method for adjusting boot interface frequency

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL7014137A (de) * 1970-09-25 1972-03-28
US3809884A (en) * 1972-11-15 1974-05-07 Honeywell Inf Systems Apparatus and method for a variable memory cycle in a data processing unit
FR2498035B1 (fr) * 1981-01-09 1986-01-17 Thomson Csf Procede et dispositif de synchronisation de messages
US4509120A (en) * 1982-09-30 1985-04-02 Bell Telephone Laboratories, Inc. Variable cycle-time microcomputer
US4637018A (en) * 1984-08-29 1987-01-13 Burroughs Corporation Automatic signal delay adjustment method
ATE68298T1 (de) * 1987-03-16 1991-10-15 Siemens Ag Gatterschaltung mit mos-transistoren.
EP0294505B1 (de) * 1987-06-11 1993-03-03 International Business Machines Corporation Taktgeneratorsystem
US5086500A (en) * 1987-08-07 1992-02-04 Tektronix, Inc. Synchronized system by adjusting independently clock signals arriving at a plurality of integrated circuits
NL8802532A (nl) * 1988-10-14 1990-05-01 Philips Nv Data-verwerkend systeem met klokpulsgenerator.
US5008636A (en) * 1988-10-28 1991-04-16 Apollo Computer, Inc. Apparatus for low skew system clock distribution and generation of 2X frequency clocks
JPH02126311A (ja) * 1988-11-04 1990-05-15 Nec Ic Microcomput Syst Ltd マイクロコンピュータ
US4989175A (en) * 1988-11-25 1991-01-29 Unisys Corp. High speed on-chip clock phase generating system
US5028824A (en) * 1989-05-05 1991-07-02 Harris Corporation Programmable delay circuit
US5036230A (en) * 1990-03-01 1991-07-30 Intel Corporation CMOS clock-phase synthesizer

Also Published As

Publication number Publication date
FR2666424B1 (fr) 1992-11-06
US5305453A (en) 1994-04-19
FR2666424A1 (fr) 1992-03-06
EP0474541A1 (de) 1992-03-11
EP0474541B1 (de) 1999-06-09
JPH04256114A (ja) 1992-09-10
DE69131310D1 (de) 1999-07-15

Similar Documents

Publication Publication Date Title
DE68928192T2 (de) Vorrichtung und Verfahren zur Positionsdetektion
DE69500424D1 (de) Verfahren und gerät zur sicheren objektveränderung in einem verteilten system
DE68925653T2 (de) Verfahren und System zur Sicherungssteuerung in einem Datenverarbeitungssystem
DE68912455T2 (de) Verfahren und Gerät zur Taktsignalsynchronisierung.
DE69410469T2 (de) Verfahren und Vorrichtung zur Phasenverschiebung eines Taktsignals
DE69414784T2 (de) Vorrichtung und Verfahren zur Formmodellierung
DE69124324D1 (de) Verfahren und Vorrichtung zur Zeigerbewegungssteuerung
DE69031155D1 (de) Taktverteilsystem und Verfahren
DE69525093T2 (de) Vorrichtung und Verfahren zur Erzeugung eines phasengesteuerten Taktsignals
DE68928463D1 (de) Verfahren und vorrichtung zur wiedergabe
DE69131310T2 (de) Verfahren und Vorrichtung zur Taktsignalregelung in einem Synchronsystem
DE69332302D1 (de) Verfahren und Vorrichtung zur adaptiver Umsetzung in ein Zeilenfolgesignal
DE68926100D1 (de) Vorrichtung und Verfahren zur Bildwiedergabe mit variablem Massstab
DE69014658D1 (de) Verfahren und Vorrichtung zur Signalgewinnung.
DE69324554D1 (de) Verfahren und Vorrichtung zur Synchronisationsdetektierung in einem Viterbi-Dekoder
DE69433906D1 (de) Vorrichtung und Verfahren zur Steuerung eines Peripheriebustaktsignals
DE69129585D1 (de) Verfahren und vorrichtung zur entzerrung eines empfangssignals
DE3852220D1 (de) Vorrichtung und Verfahren zur Steuerung von asynchronen Programmunterbrechungserreignissen in einem Datenverarbeitungssystem.
DE4491905T1 (de) Verfahren und Vorrichtung zur Übertragung eines asynchronen Signals in ein synchrones System
DE68929205T2 (de) Vorrichtung und Verfahren zur Positionsdetektion
DE68927266D1 (de) Vorrichtung und verfahren zur musternahme
DE69333638D1 (de) Verfahren und Vorrichtung zur Taktsynchronisierung
DE69326517T2 (de) Verfahren und Vorrichtung zur digitalen Signalverarbeitung
DE69025223D1 (de) Verfahren und Vorrichtung zur Dekodierung eines Fernsehsignals
DE69318300T2 (de) Verfahren und vorrichtung zur generierung eines taktsignals in einem multiplex-system

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: BULL S.A., LES CLAYES SOUS BOIS, FR

8339 Ceased/non-payment of the annual fee