DE69213413T2 - Zwischenprozessor-Kommunikationsystem und Verfahren für Mehrprozessorschaltkreis - Google Patents
Zwischenprozessor-Kommunikationsystem und Verfahren für MehrprozessorschaltkreisInfo
- Publication number
- DE69213413T2 DE69213413T2 DE69213413T DE69213413T DE69213413T2 DE 69213413 T2 DE69213413 T2 DE 69213413T2 DE 69213413 T DE69213413 T DE 69213413T DE 69213413 T DE69213413 T DE 69213413T DE 69213413 T2 DE69213413 T2 DE 69213413T2
- Authority
- DE
- Germany
- Prior art keywords
- communication system
- interprocessor communication
- multiprocessor circuit
- multiprocessor
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
- G06F15/163—Interprocessor communication
- G06F15/17—Interprocessor communication using an input/output type connection, e.g. channel, I/O port
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US80657691A | 1991-12-12 | 1991-12-12 |
Publications (2)
Publication Number | Publication Date |
---|---|
DE69213413D1 DE69213413D1 (de) | 1996-10-10 |
DE69213413T2 true DE69213413T2 (de) | 1997-03-13 |
Family
ID=25194349
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69213413T Expired - Fee Related DE69213413T2 (de) | 1991-12-12 | 1992-11-19 | Zwischenprozessor-Kommunikationsystem und Verfahren für Mehrprozessorschaltkreis |
Country Status (5)
Country | Link |
---|---|
US (1) | US5440689A (de) |
EP (1) | EP0546354B1 (de) |
JP (1) | JPH05233560A (de) |
CA (1) | CA2078913A1 (de) |
DE (1) | DE69213413T2 (de) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0926945A (ja) * | 1995-07-10 | 1997-01-28 | Toshiba Corp | 情報処理装置 |
US5832222A (en) * | 1996-06-19 | 1998-11-03 | Ncr Corporation | Apparatus for providing a single image of an I/O subsystem in a geographically dispersed computer system |
EP0814412B1 (de) * | 1996-06-19 | 2003-03-12 | Motorola, Inc. | Digitaler Signalprozessor und Verfahren zur Schnittstellenbildung eines digitalen Signalprozessors |
US7093260B1 (en) * | 2000-05-04 | 2006-08-15 | International Business Machines Corporation | Method, system, and program for saving a state of a task and executing the task by a processor in a multiprocessor system |
US7594094B2 (en) * | 2006-05-19 | 2009-09-22 | International Business Machines Corporation | Move data facility with optional specifications |
US8006069B2 (en) | 2006-10-05 | 2011-08-23 | Synopsys, Inc. | Inter-processor communication method |
US20100325389A1 (en) * | 2008-04-04 | 2010-12-23 | Moore Charles H | Microprocessor communications system |
Family Cites Families (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4355355A (en) * | 1980-03-19 | 1982-10-19 | International Business Machines Corp. | Address generating mechanism for multiple virtual spaces |
US4622632A (en) * | 1982-08-18 | 1986-11-11 | Board Of Regents, University Of Washington | Data processing system having a pyramidal array of processors |
US4636942A (en) * | 1983-04-25 | 1987-01-13 | Cray Research, Inc. | Computer vector multiprocessing control |
US4901230A (en) * | 1983-04-25 | 1990-02-13 | Cray Research, Inc. | Computer vector multiprocessing control with multiple access memory and priority conflict resolution method |
US4661900A (en) * | 1983-04-25 | 1987-04-28 | Cray Research, Inc. | Flexible chaining in vector processor with selective use of vector registers as operand and result registers |
GB8401805D0 (en) * | 1984-01-24 | 1984-02-29 | Int Computers Ltd | Data processing apparatus |
US4870566A (en) * | 1984-08-27 | 1989-09-26 | International Business Machines Corp. | Scannerless message concentrator and communications multiplexer |
US4684941A (en) * | 1984-12-21 | 1987-08-04 | Motorola, Inc. | Method of communications between register-modelled radio devices |
CA1233260A (en) * | 1985-03-13 | 1988-02-23 | Chuck H. Ngai | High performance parallel vector processor having a modified vector register/element processor configuration |
US4754398A (en) * | 1985-06-28 | 1988-06-28 | Cray Research, Inc. | System for multiprocessor communication using local and common semaphore and information registers |
US4907070A (en) * | 1985-10-17 | 1990-03-06 | Ampex Corporation | Time base corrector with memory mapped system control |
US4843540A (en) * | 1986-09-02 | 1989-06-27 | The Trustees Of Columbia University In The City Of New York | Parallel processing method |
US4853849A (en) * | 1986-12-17 | 1989-08-01 | Intel Corporation | Multi-tasking register set mapping system which changes a register set pointer block bit during access instruction |
US5201039A (en) * | 1987-09-30 | 1993-04-06 | Mitsubishi Denki Kabushiki Kaisha | Multiple address-space data processor with addressable register and context switching |
JPH0786866B2 (ja) * | 1987-10-08 | 1995-09-20 | 富士通株式会社 | マルチプロセッサ装置 |
JPH01261707A (ja) * | 1988-04-13 | 1989-10-18 | Yaskawa Electric Mfg Co Ltd | プログラマブルコントローラの通信方法 |
JP2679165B2 (ja) * | 1988-10-27 | 1997-11-19 | ソニー株式会社 | ディジタルテープレコーダ |
US5123094A (en) * | 1990-01-26 | 1992-06-16 | Apple Computer, Inc. | Interprocessor communications includes second CPU designating memory locations assigned to first CPU and writing their addresses into registers |
US5287503A (en) * | 1991-09-27 | 1994-02-15 | Sun Microsystems, Inc. | System having control registers coupled to a bus whereby addresses on the bus select a control register and a function to be performed on the control register |
-
1992
- 1992-09-23 CA CA002078913A patent/CA2078913A1/en not_active Abandoned
- 1992-10-28 JP JP4290497A patent/JPH05233560A/ja active Pending
- 1992-11-19 DE DE69213413T patent/DE69213413T2/de not_active Expired - Fee Related
- 1992-11-19 EP EP92119675A patent/EP0546354B1/de not_active Expired - Lifetime
-
1993
- 1993-12-03 US US08/161,858 patent/US5440689A/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JPH05233560A (ja) | 1993-09-10 |
US5440689A (en) | 1995-08-08 |
CA2078913A1 (en) | 1993-06-13 |
EP0546354A2 (de) | 1993-06-16 |
EP0546354A3 (de) | 1994-08-31 |
EP0546354B1 (de) | 1996-09-04 |
DE69213413D1 (de) | 1996-10-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69229389D1 (de) | Testsystem für Schaltkreise | |
DE69127945T2 (de) | Ablauffolgeplanungsmethode für Multiprozessorbetriebssystem | |
DE340347T1 (de) | Bus-arbitrierungssystem und -verfahren. | |
DE69030523D1 (de) | Synchronisierung für Multiprozessorsystem | |
DE69233034D1 (de) | Verfahren und system für telefonnebenstellen mit mehrfachzugang | |
DE69031491T2 (de) | Hypertextdatenverarbeitungssystem und Verfahren | |
DE68925529D1 (de) | Abschätzung-positionierungssystem und verfahren | |
ATA127387A (de) | Brandmeldeanlage und verfahren für dieselbe | |
DE69124966D1 (de) | Drucksystem und Verfahren mit einteiligem Gehäuse | |
DE69215976D1 (de) | Verfahren und Gerät für Netzrechnersystemgruppenverwaltung | |
DE69229148D1 (de) | Datenverarbeitungssystem und Verfahren | |
DE69332058D1 (de) | Mehrprozessorsystem | |
DE68924755D1 (de) | Mehrfachverarbeitungssystem und Verfahren für gemeinsame Speichernutzung. | |
KR850700094A (ko) | 데이타통신 방법 및 회로시스템 | |
DE69133025D1 (de) | Multiprozessorsystem | |
DE69226408D1 (de) | Einrichtung und Verfahren für Kommunikationsverarbeitung | |
DE3688623D1 (de) | Parallelanrufverarbeitungssystem und verfahren. | |
DE69213413D1 (de) | Zwischenprozessor-Kommunikationsystem und Verfahren für Mehrprozessorschaltkreis | |
DE3483428D1 (de) | Numerisches steuerungssystem und verfahren. | |
DK462484D0 (da) | Alarmsystem | |
DE69022427T2 (de) | Verfahren und vorrichtungen für scheideverfahren. | |
DE69224429D1 (de) | Bleichlösung für silberbilder und verfahren | |
ES532359A0 (es) | Metodo y aparato de tejer | |
DE3855509D1 (de) | Multiprozessorsystem und zugehöriges Verfahren | |
DE69229378T2 (de) | Multiprozessorsystem für Anfangsverarbeitung für geteilte Schaltkreise |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8339 | Ceased/non-payment of the annual fee |