DE69217664T2 - Multimedia-signalprozessor-rechnersystem - Google Patents

Multimedia-signalprozessor-rechnersystem

Info

Publication number
DE69217664T2
DE69217664T2 DE69217664T DE69217664T DE69217664T2 DE 69217664 T2 DE69217664 T2 DE 69217664T2 DE 69217664 T DE69217664 T DE 69217664T DE 69217664 T DE69217664 T DE 69217664T DE 69217664 T2 DE69217664 T2 DE 69217664T2
Authority
DE
Germany
Prior art keywords
signal processor
dma
host
processor
interprocessor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69217664T
Other languages
English (en)
Other versions
DE69217664D1 (de
Inventor
Donald Carmon
William Crouse
Malcolm Ware
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of DE69217664D1 publication Critical patent/DE69217664D1/de
Application granted granted Critical
Publication of DE69217664T2 publication Critical patent/DE69217664T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
    • G06F9/5005—Allocation of resources, e.g. of the central processing unit [CPU] to service a request
    • G06F9/5027—Allocation of resources, e.g. of the central processing unit [CPU] to service a request the resource being a machine, e.g. CPUs, Servers, Terminals
    • G06F9/505—Allocation of resources, e.g. of the central processing unit [CPU] to service a request the resource being a machine, e.g. CPUs, Servers, Terminals considering the load
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2209/00—Indexing scheme relating to G06F9/00
    • G06F2209/50—Indexing scheme relating to G06F9/50
    • G06F2209/509—Offload
DE69217664T 1991-09-18 1992-08-26 Multimedia-signalprozessor-rechnersystem Expired - Fee Related DE69217664T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US76153491A 1991-09-18 1991-09-18
PCT/EP1992/001965 WO1993006553A1 (en) 1991-09-18 1992-08-26 Multi-media signal processor computer system

Publications (2)

Publication Number Publication Date
DE69217664D1 DE69217664D1 (de) 1997-04-03
DE69217664T2 true DE69217664T2 (de) 1997-09-11

Family

ID=25062507

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69217664T Expired - Fee Related DE69217664T2 (de) 1991-09-18 1992-08-26 Multimedia-signalprozessor-rechnersystem

Country Status (15)

Country Link
US (3) US5404522A (de)
EP (1) EP0604471B1 (de)
JP (1) JPH0827782B2 (de)
KR (1) KR970000910B1 (de)
CN (1) CN1026733C (de)
AT (1) ATE149259T1 (de)
BR (1) BR9203427A (de)
CA (1) CA2069711C (de)
CZ (1) CZ290716B6 (de)
DE (1) DE69217664T2 (de)
HU (1) HU219533B (de)
PH (1) PH31674A (de)
PL (1) PL170083B1 (de)
SK (1) SK31194A3 (de)
WO (1) WO1993006553A1 (de)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7305676B1 (en) 1999-05-06 2007-12-04 Siemens Aktiengesellschaft Communication device configured for real time processing of user data to be transmitted

Families Citing this family (119)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5440740A (en) * 1992-10-13 1995-08-08 Chen; Fetchi System and method for managing devices on multiple digital signal processors
US6026443A (en) * 1992-12-22 2000-02-15 Sun Microsystems, Inc. Multi-virtual DMA channels, multi-bandwidth groups, host based cellification and reassembly, and asynchronous transfer mode network interface
US5655151A (en) * 1994-01-28 1997-08-05 Apple Computer, Inc. DMA controller having a plurality of DMA channels each having multiple register sets storing different information controlling respective data transfer
US5805927A (en) * 1994-01-28 1998-09-08 Apple Computer, Inc. Direct memory access channel architecture and method for reception of network information
US5828856A (en) * 1994-01-28 1998-10-27 Apple Computer, Inc. Dual bus concurrent multi-channel direct memory access controller and method
AU2192295A (en) * 1994-03-30 1995-10-23 Apple Computer, Inc. Streaming storage system and streaming data buffer
DE4428068A1 (de) * 1994-08-09 1996-02-15 Sel Alcatel Ag Telekommunikationsendgerät
TW270193B (de) * 1994-08-10 1996-02-11 Ibm
US5685005A (en) * 1994-10-04 1997-11-04 Analog Devices, Inc. Digital signal processor configured for multiprocessing
US5634076A (en) * 1994-10-04 1997-05-27 Analog Devices, Inc. DMA controller responsive to transition of a request signal between first state and second state and maintaining of second state for controlling data transfer
US5634099A (en) * 1994-12-09 1997-05-27 International Business Machines Corporation Direct memory access unit for transferring data between processor memories in multiprocessing systems
US5864712A (en) * 1995-03-17 1999-01-26 Lsi Logic Corporation Method and apparatus for controlling (N+I) I/O channels with (N) data managers in a homogenous software programmable environment
EP0732659B1 (de) * 1995-03-17 2001-08-08 LSI Logic Corporation (n+i) Ein/Ausgabekanälesteuerung, mit (n) Datenverwaltern, in einer homogenen Software-Programmierbetriebsumgebung
US5774745A (en) * 1995-03-31 1998-06-30 Cirrus Logic, Inc. Method and apparatus for writing and reading entries in an event status queue of a host memory
US5659749A (en) * 1995-05-08 1997-08-19 National Instruments Corporation System and method for performing efficient hardware context switching in an instrumentation system
EP0834136B1 (de) * 1995-06-07 1999-08-11 Advanced Micro Devices, Inc. Rechnersystem mit zugeordnetem multimediaprozessor und multimediaspeicher
US5870622A (en) * 1995-06-07 1999-02-09 Advanced Micro Devices, Inc. Computer system and method for transferring commands and data to a dedicated multimedia engine
WO1997006490A1 (en) * 1995-08-09 1997-02-20 Cirrus Logic, Inc. Parasitic personal computer interface
US5784592A (en) * 1995-09-11 1998-07-21 Advanced Micro Devices, Inc. Computer system which includes a local expansion bus and a dedicated real-time bus for increased multimedia performance
US5692211A (en) * 1995-09-11 1997-11-25 Advanced Micro Devices, Inc. Computer system and method having a dedicated multimedia engine and including separate command and data paths
US5917502A (en) * 1995-12-06 1999-06-29 Intergraph Corporation Peer-to-peer parallel processing graphics accelerator
US5748921A (en) * 1995-12-11 1998-05-05 Advanced Micro Devices, Inc. Computer system including a plurality of multimedia devices each having a high-speed memory data channel for accessing system memory
US5761532A (en) * 1995-12-29 1998-06-02 Intel Corporation Direct memory access controller with interface configured to generate wait states
US5954811A (en) * 1996-01-25 1999-09-21 Analog Devices, Inc. Digital signal processor architecture
US5896543A (en) * 1996-01-25 1999-04-20 Analog Devices, Inc. Digital signal processor architecture
JPH09212461A (ja) * 1996-01-29 1997-08-15 Internatl Business Mach Corp <Ibm> データ転送制御方法
US6115767A (en) * 1996-03-04 2000-09-05 Matsushita Electric Industrial Co., Ltd. Apparatus and method of partially transferring data through bus and bus master control device
US5987590A (en) * 1996-04-02 1999-11-16 Texas Instruments Incorporated PC circuits, systems and methods
US5894554A (en) * 1996-04-23 1999-04-13 Infospinner, Inc. System for managing dynamic web page generation requests by intercepting request at web server and routing to page server thereby releasing web server to process other requests
EP0804008B1 (de) * 1996-04-26 2006-11-15 Texas Instruments Incorporated Anordnung zur Steuerung der Übertragung von Datenpaketen
US6006286A (en) * 1996-04-26 1999-12-21 Texas Instruments Incorporated System for controlling data packet transfers by associating plurality of data packet transfer control instructions in packet control list including plurality of related logical functions
US5898892A (en) * 1996-05-17 1999-04-27 Advanced Micro Devices, Inc. Computer system with a data cache for providing real-time multimedia data to a multimedia engine
US5805838A (en) * 1996-05-31 1998-09-08 Sun Microsystems, Inc. Fast arbiter with decision storage
US6832380B1 (en) * 1996-06-28 2004-12-14 Tarantella, Inc. Client-server application partitioning with metering technique for distributed computing
US5898895A (en) * 1996-10-10 1999-04-27 Unisys Corporation System and method for controlling data transmission rates between circuits in different clock domains via selectable acknowledge signal timing
US5926649A (en) * 1996-10-23 1999-07-20 Industrial Technology Research Institute Media server for storage and retrieval of voluminous multimedia data
US6076127A (en) * 1996-11-06 2000-06-13 International Business Machines Corporation Configuration of a single point bus arbitration scheme using on-chip arbiters
US6055619A (en) * 1997-02-07 2000-04-25 Cirrus Logic, Inc. Circuits, system, and methods for processing multiple data streams
US6259957B1 (en) 1997-04-04 2001-07-10 Cirrus Logic, Inc. Circuits and methods for implementing audio Codecs and systems using the same
JPH10328163A (ja) 1997-05-28 1998-12-15 Siemens Ag 核スピン断層撮影装置のためのパルスシーケンスの制御方法及び装置
US6539415B1 (en) * 1997-09-24 2003-03-25 Sony Corporation Method and apparatus for the allocation of audio/video tasks in a network system
US6002882A (en) * 1997-11-03 1999-12-14 Analog Devices, Inc. Bidirectional communication port for digital signal processor
US5938744A (en) * 1997-11-04 1999-08-17 Aiwa/Raid Technlogy, Method for managing multiple DMA queues by a single controller
US6061779A (en) * 1998-01-16 2000-05-09 Analog Devices, Inc. Digital signal processor having data alignment buffer for performing unaligned data accesses
EP0936813A1 (de) 1998-02-16 1999-08-18 CANAL+ Société Anonyme Digitale Bildverarbeitung in einem Kodierer
US6253237B1 (en) * 1998-05-20 2001-06-26 Audible, Inc. Personalized time-shifted programming
US6704763B1 (en) 1998-06-09 2004-03-09 Advanced Micro Devices, Inc. Hardware enforcement mechanism for an isochronous task scheduler
US6421702B1 (en) * 1998-06-09 2002-07-16 Advanced Micro Devices, Inc. Interrupt driven isochronous task scheduler system
US6502123B1 (en) 1998-06-09 2002-12-31 Advanced Micro Devices, Inc. Isochronous system using certified drivers to ensure system stability
US6418459B1 (en) * 1998-06-09 2002-07-09 Advanced Micro Devices, Inc. Isochronous task scheduling structure for a non-real-time operating system
US7616200B1 (en) 1998-06-12 2009-11-10 3Dlabs Inc. Ltd. System for reducing aliasing on a display device
US6378017B1 (en) * 1998-07-08 2002-04-23 Nms Communications Corporation Processor interconnection
WO2000004494A1 (en) 1998-07-17 2000-01-27 Intergraph Corporation Graphics processing system with multiple strip breakers
US6480913B1 (en) 1998-07-17 2002-11-12 3Dlabs Inc. Led. Data sequencer with MUX select input for converting input data stream and to specific output data stream using two exclusive-or logic gates and counter
WO2000004527A1 (en) * 1998-07-17 2000-01-27 Intergraph Corporation Apparatus and method of directing graphical data to a display device
US6181355B1 (en) 1998-07-17 2001-01-30 3Dlabs Inc. Ltd. Graphics processing with transcendental function generator
US6577316B2 (en) 1998-07-17 2003-06-10 3Dlabs, Inc., Ltd Wide instruction word graphics processor
US6459453B1 (en) 1998-07-17 2002-10-01 3Dlabs Inc. Ltd. System for displaying a television signal on a computer monitor
US6476816B1 (en) 1998-07-17 2002-11-05 3Dlabs Inc. Ltd. Multi-processor graphics accelerator
WO2000004496A1 (en) 1998-07-17 2000-01-27 Intergraph Corporation Graphics processor with texture memory allocation system
US6188410B1 (en) 1998-07-17 2001-02-13 3Dlabs Inc. Ltd. System for processing vertices from a graphics request stream
US6415345B1 (en) * 1998-08-03 2002-07-02 Ati Technologies Bus mastering interface control system for transferring multistream data over a host bus
US6219725B1 (en) * 1998-08-28 2001-04-17 Hewlett-Packard Company Method and apparatus for performing direct memory access transfers involving non-sequentially-addressable memory locations
US6233639B1 (en) 1999-01-04 2001-05-15 International Business Machines Corporation Memory card utilizing two wire bus
US6674440B1 (en) 1999-04-05 2004-01-06 3Dlabs, Inc., Inc. Ltd. Graphics processor for stereoscopically displaying a graphical image
GB9909196D0 (en) * 1999-04-21 1999-06-16 Texas Instruments Ltd Transfer controller with hub and ports architecture
NO993483L (no) 1999-07-15 2001-01-16 Ericsson Telefon Ab L M Fremgangsmåte og anordning for effektiv overföring av datapakker
US6892339B1 (en) * 1999-09-20 2005-05-10 Freescale Semiconductor, Inc. Discrete multi-tone (DMT) system and method that communicates a data pump data stream between a general purpose CPU and a DSP via a buffering scheme
US6421744B1 (en) * 1999-10-25 2002-07-16 Motorola, Inc. Direct memory access controller and method therefor
US6985964B1 (en) * 1999-12-22 2006-01-10 Cisco Technology, Inc. Network processor system including a central processor and at least one peripheral processor
US7661107B1 (en) * 2000-01-18 2010-02-09 Advanced Micro Devices, Inc. Method and apparatus for dynamic allocation of processing resources
US6925641B1 (en) * 2000-02-04 2005-08-02 Xronix Communications, Inc. Real time DSP load management system
US6757904B1 (en) * 2000-03-10 2004-06-29 Microsoft Corporation Flexible interface for communicating between operating systems
US6615173B1 (en) * 2000-08-28 2003-09-02 International Business Machines Corporation Real time audio transmission system supporting asynchronous input from a text-to-speech (TTS) engine
JP4915631B2 (ja) * 2000-09-06 2012-04-11 エスティー‐エリクソン、ソシエテ、アノニム プロセッサ間通信システム
WO2002033504A2 (en) * 2000-10-02 2002-04-25 Altera Corporation Programmable logic integrated circuit devices including dedicated processor components
US6721826B2 (en) * 2001-09-25 2004-04-13 Lsi Logic Corporation Buffer partitioning for managing multiple data streams
CA2462608A1 (en) * 2001-10-10 2003-04-17 Gartner Inc. System and method for assigning an engine measure metric to a computing system
US7234144B2 (en) * 2002-01-04 2007-06-19 Microsoft Corporation Methods and system for managing computational resources of a coprocessor in a computing system
US7302503B2 (en) * 2002-04-01 2007-11-27 Broadcom Corporation Memory access engine having multi-level command structure
EP1351514A3 (de) * 2002-04-01 2005-07-20 Broadcom Corporation Speicherzugriffvorrichtung unter Verwendung einer multi-level Anweisungstruktur
US7426182B1 (en) * 2002-08-28 2008-09-16 Cisco Technology, Inc. Method of managing signal processing resources
JP3887005B2 (ja) * 2003-08-07 2007-02-28 松下電器産業株式会社 プロセッサ集積回路
US20050038946A1 (en) * 2003-08-12 2005-02-17 Tadpole Computer, Inc. System and method using a high speed interface in a system having co-processors
US7895411B2 (en) * 2003-10-02 2011-02-22 Nvidia Corporation Physics processing unit
US7739479B2 (en) * 2003-10-02 2010-06-15 Nvidia Corporation Method for providing physics simulation data
US20050086040A1 (en) * 2003-10-02 2005-04-21 Curtis Davis System incorporating physics processing unit
JP2005128963A (ja) * 2003-10-27 2005-05-19 Toshiba Information Systems (Japan) Corp 記憶制御装置及びｄｍａ転送が可能な制御システム
US7188195B2 (en) * 2003-11-14 2007-03-06 Hewlett-Packard Development Company, L.P. DMA slot allocation
US7240135B2 (en) * 2004-03-05 2007-07-03 International Business Machines Corporation Method of balancing work load with prioritized tasks across a multitude of communication ports
US20050251644A1 (en) * 2004-05-06 2005-11-10 Monier Maher Physics processing unit instruction set architecture
US7457484B2 (en) * 2004-06-23 2008-11-25 Creative Technology Ltd Method and device to process digital media streams
US20060026308A1 (en) * 2004-07-29 2006-02-02 International Business Machines Corporation DMAC issue mechanism via streaming ID method
JP4585809B2 (ja) * 2004-08-02 2010-11-24 株式会社リコー 画像処理制御装置
US20060075157A1 (en) * 2004-09-28 2006-04-06 Paul Marchal Programmable memory interfacing device for use in active memory management
US7370123B2 (en) 2004-10-12 2008-05-06 Nec Electronics Corporation Information processing apparatus
US8079036B2 (en) * 2004-11-10 2011-12-13 Microsoft Corporation Method and system for structured DMA transactions
US7369502B2 (en) * 2004-12-02 2008-05-06 Cisco Technology, Inc. Intelligent provisioning of DSP channels for codec changes
US7774584B2 (en) * 2005-03-30 2010-08-10 Freescale Semiconductor, Inc. Discrete multi-tone (DMT) system and method that communicates a data pump data stream between a general purpose CPU and a DSP via a buffering scheme
US7697536B2 (en) * 2005-04-01 2010-04-13 International Business Machines Corporation Network communications for operating system partitions
US7496695B2 (en) 2005-09-29 2009-02-24 P.A. Semi, Inc. Unified DMA
US7620746B2 (en) * 2005-09-29 2009-11-17 Apple Inc. Functional DMA performing operation on DMA data and writing result of operation
JP2007156824A (ja) * 2005-12-05 2007-06-21 Nec Electronics Corp プロセッサシステム、タスク制御方法
US7415449B2 (en) * 2006-01-30 2008-08-19 Xerox Corporation Solution recommendation based on incomplete data sets
US20090222270A2 (en) * 2006-02-14 2009-09-03 Ivc Inc. Voice command interface device
US8069279B2 (en) * 2007-03-05 2011-11-29 Apple Inc. Data flow control within and between DMA channels
GB2459331B (en) * 2008-04-24 2012-02-15 Icera Inc Direct Memory Access (DMA) via a serial link
US8526460B2 (en) * 2008-10-01 2013-09-03 Harris Corporation Systems and methods for scheduling asynchronous tasks to residual channel space
US8181184B2 (en) * 2008-10-17 2012-05-15 Harris Corporation System and method for scheduling tasks in processing frames
US8719463B2 (en) * 2010-11-16 2014-05-06 Taiwan Semiconductor Manufacturing Company, Ltd. Processor with tightly coupled smart memory unit
US8843714B1 (en) * 2011-03-30 2014-09-23 Emc Corporation Write pacing simulation tool
US9553590B1 (en) 2012-10-29 2017-01-24 Altera Corporation Configuring programmable integrated circuit device resources as processing elements
CN103955408B (zh) * 2014-04-24 2018-11-16 深圳中微电科技有限公司 Mvp处理器中有dma参与的线程管理方法及装置
US10452392B1 (en) 2015-01-20 2019-10-22 Altera Corporation Configuring programmable integrated circuit device resources as processors
US10110233B2 (en) 2016-06-23 2018-10-23 Altera Corporation Methods for specifying processor architectures for programmable integrated circuits
US10805424B2 (en) 2017-06-29 2020-10-13 Bank Of America Corporation System for sending digital requests for resource transfers
CN111093109B (zh) * 2018-10-24 2022-07-29 杭州海康威视数字技术股份有限公司 媒体数据播放处理方法、媒体播放设备
CN112328519B (zh) * 2020-09-30 2022-02-18 郑州信大捷安信息技术股份有限公司 一种pcie设备、基于sr-iov的数据包有序传输方法和系统
CN112328520B (zh) * 2020-09-30 2022-02-11 郑州信大捷安信息技术股份有限公司 一种pcie设备、基于pcie设备的数据传输方法和系统

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS603216B2 (ja) * 1977-12-26 1985-01-26 富士通株式会社 デ−タ処理システム運転制御方式
US4485438A (en) * 1982-06-28 1984-11-27 Myrmo Erik R High transfer rate between multi-processor units
JPS63153643A (ja) * 1986-12-17 1988-06-27 Mitsubishi Electric Corp ジヨブの選択制御方式
CA1279393C (en) * 1987-01-23 1991-01-22 A. David Milton Digital signal processing system
US5195092A (en) * 1987-08-04 1993-03-16 Telaction Corporation Interactive multimedia presentation & communication system
US4930069A (en) * 1987-11-18 1990-05-29 International Business Machines Corporation Mechanism and method for transferring data between bus units having varying master and slave DMA capabilities
JPH065524B2 (ja) * 1987-11-18 1994-01-19 インターナショナル・ビジネス・マシーンズ・コーポレーション 記憶装置管理方法
US5142672A (en) * 1987-12-15 1992-08-25 Advanced Micro Devices, Inc. Data transfer controller incorporating direct memory access channels and address mapped input/output windows
JPH01291545A (ja) * 1988-05-18 1989-11-24 Fujitsu Ltd マルチメディア多重化装置
US5003465A (en) * 1988-06-27 1991-03-26 International Business Machines Corp. Method and apparatus for increasing system throughput via an input/output bus and enhancing address capability of a computer system during DMA read/write operations between a common memory and an input/output device
US4935868A (en) * 1988-11-28 1990-06-19 Ncr Corporation Multiple port bus interface controller with slave bus
JPH02170644A (ja) * 1988-12-22 1990-07-02 Nec Corp マルチメディア通信システムの優先送信方法
US5377332A (en) * 1989-10-02 1994-12-27 Data General Corporation Bus arbitration algorithm and apparatus
US5247626A (en) * 1990-05-29 1993-09-21 Advanced Micro Devices, Inc. Fddi controller having flexible buffer management
US5303369A (en) * 1990-08-31 1994-04-12 Texas Instruments Incorporated Scheduling system for multiprocessor operating system
US5165021A (en) * 1991-01-18 1992-11-17 Racal-Datacom, Inc. Transmit queue with loadsheding
US5226041A (en) * 1991-02-21 1993-07-06 International Business Machines Corporation Method for efficiently simulating the dynamic behavior of a data communications network

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7305676B1 (en) 1999-05-06 2007-12-04 Siemens Aktiengesellschaft Communication device configured for real time processing of user data to be transmitted

Also Published As

Publication number Publication date
BR9203427A (pt) 1993-04-20
CA2069711C (en) 1999-11-30
CZ9400549A3 (cs) 2002-05-15
EP0604471A1 (de) 1994-07-06
HU219533B (hu) 2001-05-28
HU9400792D0 (en) 1994-07-28
KR930006550A (ko) 1993-04-21
EP0604471B1 (de) 1997-02-26
CZ290716B6 (cs) 2002-10-16
DE69217664D1 (de) 1997-04-03
ATE149259T1 (de) 1997-03-15
SK31194A3 (en) 1994-07-06
HUT68084A (en) 1995-05-29
CN1026733C (zh) 1994-11-23
US5724587A (en) 1998-03-03
PL170083B1 (pl) 1996-10-31
CN1070751A (zh) 1993-04-07
JPH0827782B2 (ja) 1996-03-21
US5724583A (en) 1998-03-03
PH31674A (en) 1999-01-18
WO1993006553A1 (en) 1993-04-01
JPH05204828A (ja) 1993-08-13
CA2069711A1 (en) 1993-03-19
US5404522A (en) 1995-04-04
KR970000910B1 (ko) 1997-01-21

Similar Documents

Publication Publication Date Title
DE69217664D1 (de) Multimedia-signalprozessor-rechnersystem
US7752374B2 (en) Method and apparatus for host messaging unit for peripheral component interconnect busmaster devices
US5619705A (en) System and method for cascading multiple programmable interrupt controllers utilizing separate bus for broadcasting interrupt request data packet in a multi-processor system
US5943500A (en) Long latency interrupt handling and input/output write posting
EP0834816A3 (de) Mikroprozessorarchitektur mit der Möglichkeit zur Unterstützung mehrerer verschiedener Prozessoren
TW200506611A (en) Apparatus and method for virtualizing interrupts in a logically partitioned computer system
JPH10502197A (ja) Ｐｃｉ−ｉｓａ割込みプロトコルコンバータ及び選択機構
JPH04318654A (ja) マイクロプロセッサへの割り込みのリダイレクションシステム
CA2007737C (en) Data transfer operations between two asynchronous buses
TW380226B (en) Using intelligent bridges with pico-code to improve interrupt response
US7228375B1 (en) System and method for efficient input/output of a computer system
JP3417448B2 (ja) 情報処理システム
JPH0656602B2 (ja) キヤツシユを有するプロセツサのための優先制御システム
JPH10161973A (ja) バス制御装置およびバスユニット
Narasimhan et al. A four-channel communications arbiter for multiprocessor arrays
KR930005843B1 (ko) 다중 프로세서 시스템의 다수의 서브 프로세서 제어방법
JP2576934B2 (ja) メモリ−マップド割込み方式
GB2225882A (en) Computer bus structure for multiple processors
Muchmore Multibus II message passing
CN117632843A (zh) 一种数据处理方法、装置、片上系统和电子设备
JPH0716235U (ja) 情報処理システム
JPS5569834A (en) Data transfer controller
JPS63146148A (ja) バス方式
JPH03278262A (ja) 情報処理装置
JPH06139203A (ja) マルチｃｐｕプロセス情報割り付け装置

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee