US6825698B2
(en)
|
2001-08-29 |
2004-11-30 |
Altera Corporation |
Programmable high speed I/O interface
|
US5451887A
(en)
*
|
1986-09-19 |
1995-09-19 |
Actel Corporation |
Programmable logic module and architecture for field programmable gate array device
|
US5367208A
(en)
|
1986-09-19 |
1994-11-22 |
Actel Corporation |
Reconfigurable programmable interconnect architecture
|
US5644496A
(en)
*
|
1989-08-15 |
1997-07-01 |
Advanced Micro Devices, Inc. |
Programmable logic device with internal time-constant multiplexing of signals from external interconnect buses
|
US5457409A
(en)
*
|
1992-08-03 |
1995-10-10 |
Advanced Micro Devices, Inc. |
Architecture of a multiple array high density programmable logic device with a plurality of programmable switch matrices
|
US5489857A
(en)
*
|
1992-08-03 |
1996-02-06 |
Advanced Micro Devices, Inc. |
Flexible synchronous/asynchronous cell structure for a high density programmable logic device
|
US5621650A
(en)
*
|
1989-10-30 |
1997-04-15 |
Advanced Micro Devices, Inc. |
Programmable logic device with internal time-constant multiplexing of signals from external interconnect buses
|
US5384499A
(en)
*
|
1991-04-25 |
1995-01-24 |
Altera Corporation |
High-density erasable programmable logic device architecture using multiplexer interconnections
|
US5861760A
(en)
*
|
1991-04-25 |
1999-01-19 |
Altera Corporation |
Programmable logic device macrocell with improved capability
|
US6759870B2
(en)
|
1991-09-03 |
2004-07-06 |
Altera Corporation |
Programmable logic array integrated circuits
|
US20020130681A1
(en)
|
1991-09-03 |
2002-09-19 |
Cliff Richard G. |
Programmable logic array integrated circuits
|
US5550782A
(en)
*
|
1991-09-03 |
1996-08-27 |
Altera Corporation |
Programmable logic array integrated circuits
|
US5260610A
(en)
*
|
1991-09-03 |
1993-11-09 |
Altera Corporation |
Programmable logic element interconnections for programmable logic array integrated circuits
|
US5883850A
(en)
*
|
1991-09-03 |
1999-03-16 |
Altera Corporation |
Programmable logic array integrated circuits
|
US5260611A
(en)
*
|
1991-09-03 |
1993-11-09 |
Altera Corporation |
Programmable logic array having local and long distance conductors
|
US5633830A
(en)
*
|
1995-11-08 |
1997-05-27 |
Altera Corporation |
Random access memory block circuitry for programmable logic array integrated circuit devices
|
US5274581A
(en)
|
1992-05-08 |
1993-12-28 |
Altera Corporation |
Look up table implementation of fast carry for adders and counters
|
DE69304471T2
(de)
*
|
1992-08-03 |
1997-03-20 |
Advanced Micro Devices Inc |
Programmierbare logische Vorrichtung
|
GB9223226D0
(en)
*
|
1992-11-05 |
1992-12-16 |
Algotronix Ltd |
Improved configurable cellular array (cal ii)
|
US5434514A
(en)
*
|
1992-11-19 |
1995-07-18 |
Altera Corporation |
Programmable logic devices with spare circuits for replacement of defects
|
US5483178A
(en)
*
|
1993-03-29 |
1996-01-09 |
Altera Corporation |
Programmable logic device with logic block outputs coupled to adjacent logic block output multiplexers
|
US5809281A
(en)
*
|
1993-03-30 |
1998-09-15 |
Altera Corporation |
Field programmable gate array with high speed SRAM based configurable function block configurable as high performance logic or block of SRAM
|
US5596742A
(en)
*
|
1993-04-02 |
1997-01-21 |
Massachusetts Institute Of Technology |
Virtual interconnections for reconfigurable logic systems
|
US5352940A
(en)
*
|
1993-05-27 |
1994-10-04 |
Altera Corporation |
Ram convertible look-up table based macrocell for PLDs
|
US5399922A
(en)
*
|
1993-07-02 |
1995-03-21 |
Altera Corporation |
Macrocell comprised of two look-up tables and two flip-flops
|
US5444394A
(en)
*
|
1993-07-08 |
1995-08-22 |
Altera Corporation |
PLD with selective inputs from local and global conductors
|
US6462578B2
(en)
|
1993-08-03 |
2002-10-08 |
Btr, Inc. |
Architecture and interconnect scheme for programmable logic circuits
|
US5457410A
(en)
*
|
1993-08-03 |
1995-10-10 |
Btr, Inc. |
Architecture and interconnect scheme for programmable logic circuits
|
US6051991A
(en)
*
|
1993-08-03 |
2000-04-18 |
Btr, Inc. |
Architecture and interconnect scheme for programmable logic circuits
|
US5386156A
(en)
*
|
1993-08-27 |
1995-01-31 |
At&T Corp. |
Programmable function unit with programmable fast ripple logic
|
US5563592A
(en)
*
|
1993-11-22 |
1996-10-08 |
Altera Corporation |
Programmable logic device having a compressed configuration file and associated decompression
|
US5455525A
(en)
*
|
1993-12-06 |
1995-10-03 |
Intelligent Logic Systems, Inc. |
Hierarchically-structured programmable logic array and system for interconnecting logic elements in the logic array
|
JP3547446B2
(ja)
*
|
1994-02-15 |
2004-07-28 |
ジリンクス,インコーポレーテッド |
フィールドプログラマブルゲートアレーのタイル型構造
|
US5550843A
(en)
*
|
1994-04-01 |
1996-08-27 |
Xilinx, Inc. |
Programmable scan chain testing structure and method
|
US5682107A
(en)
*
|
1994-04-01 |
1997-10-28 |
Xilinx, Inc. |
FPGA architecture with repeatable tiles including routing matrices and logic matrices
|
US5761484A
(en)
*
|
1994-04-01 |
1998-06-02 |
Massachusetts Institute Of Technology |
Virtual interconnections for reconfigurable logic systems
|
US6181162B1
(en)
|
1994-04-10 |
2001-01-30 |
Altera Corporation |
Programmable logic device with highly routable interconnect
|
US6294928B1
(en)
|
1996-04-05 |
2001-09-25 |
Altera Corporation |
Programmable logic device with highly routable interconnect
|
CN1086815C
(zh)
*
|
1994-05-04 |
2002-06-26 |
爱特梅尔股份有限公司 |
带有区域和通用信号线路的可编程逻辑装置
|
US5802540A
(en)
*
|
1995-11-08 |
1998-09-01 |
Altera Corporation |
Programming and verification address generation for random access memory blocks in programmable logic array integrated circuit devices
|
US5689195A
(en)
*
|
1995-05-17 |
1997-11-18 |
Altera Corporation |
Programmable logic array integrated circuit devices
|
USRE38651E1
(en)
*
|
1994-05-18 |
2004-11-09 |
Altera Corporation |
Variable depth and width memory device
|
US5689686A
(en)
*
|
1994-07-29 |
1997-11-18 |
Cypress Semiconductor Corp. |
Methods for maximizing routability in a programmable interconnect matrix having less than full connectability
|
US5615126A
(en)
*
|
1994-08-24 |
1997-03-25 |
Lsi Logic Corporation |
High-speed internal interconnection technique for integrated circuits that reduces the number of signal lines through multiplexing
|
US5442306A
(en)
*
|
1994-09-09 |
1995-08-15 |
At&T Corp. |
Field programmable gate array using look-up tables, multiplexers and decoders
|
JP2001520812A
(ja)
*
|
1994-09-26 |
2001-10-30 |
フィリップス エレクトロニクス ネムローゼ フェンノートシャップ |
組合されたプログラム可能論理アレーとアレー論理
|
JP2946189B2
(ja)
*
|
1994-10-17 |
1999-09-06 |
キヤノン株式会社 |
電子源及び画像形成装置、並びにこれらの活性化方法
|
US5815003A
(en)
*
|
1994-11-04 |
1998-09-29 |
Altera Corporation |
Programmable logic integrated circuits with partitioned logic element using shared lab-wide signals
|
US5815726A
(en)
*
|
1994-11-04 |
1998-09-29 |
Altera Corporation |
Coarse-grained look-up table architecture
|
US5659716A
(en)
*
|
1994-11-23 |
1997-08-19 |
Virtual Machine Works, Inc. |
Pipe-lined static router and scheduler for configurable logic system performing simultaneous communications and computation
|
US5525917A
(en)
*
|
1994-12-16 |
1996-06-11 |
Altera Corporation |
Sense amplifier with feedback and stabilization
|
US5850365A
(en)
*
|
1994-12-16 |
1998-12-15 |
Altera Corporation |
Sense amplifier with individually optimized high and low power modes
|
US5537057A
(en)
*
|
1995-02-14 |
1996-07-16 |
Altera Corporation |
Programmable logic array device with grouped logic regions and three types of conductors
|
US5757207A
(en)
|
1995-03-22 |
1998-05-26 |
Altera Corporation |
Programmable logic array integrated circuit incorporating a first-in first-out memory
|
US6049223A
(en)
*
|
1995-03-22 |
2000-04-11 |
Altera Corporation |
Programmable logic array integrated circuit with general-purpose memory configurable as a random access or FIFO memory
|
US5570040A
(en)
*
|
1995-03-22 |
1996-10-29 |
Altera Corporation |
Programmable logic array integrated circuit incorporating a first-in first-out memory
|
US5572148A
(en)
*
|
1995-03-22 |
1996-11-05 |
Altera Corporation |
Programmable logic array integrated circuit with general-purpose memory configurable as a random access or FIFO memory
|
US5530378A
(en)
*
|
1995-04-26 |
1996-06-25 |
Xilinx, Inc. |
Cross point interconnect structure with reduced area
|
AU5718196A
(en)
|
1995-05-03 |
1996-11-21 |
Btr, Inc. |
Scalable multiple level interconnect architecture
|
US5850564A
(en)
*
|
1995-05-03 |
1998-12-15 |
Btr, Inc, |
Scalable multiple level tab oriented interconnect architecture
|
US5543732A
(en)
*
|
1995-05-17 |
1996-08-06 |
Altera Corporation |
Programmable logic array devices with interconnect lines of various lengths
|
US5963049A
(en)
|
1995-05-17 |
1999-10-05 |
Altera Corporation |
Programmable logic array integrated circuit architectures
|
GB2300946B
(en)
*
|
1995-05-17 |
1999-10-20 |
Altera Corp |
Tri-statable input/output circuitry for programmable logic
|
US5614840A
(en)
*
|
1995-05-17 |
1997-03-25 |
Altera Corporation |
Programmable logic array integrated circuits with segmented, selectively connectable, long interconnection conductors
|
US5543730A
(en)
*
|
1995-05-17 |
1996-08-06 |
Altera Corporation |
Techniques for programming programmable logic array devices
|
US5592106A
(en)
*
|
1995-05-17 |
1997-01-07 |
Altera Corporation |
Programmable logic array integrated circuits with interconnection conductors of overlapping extent
|
US5900743A
(en)
*
|
1995-05-17 |
1999-05-04 |
Altera Corporation |
Programmable logic array devices with interconnect lines of various lengths
|
US5909126A
(en)
|
1995-05-17 |
1999-06-01 |
Altera Corporation |
Programmable logic array integrated circuit devices with interleaved logic array blocks
|
US5541530A
(en)
*
|
1995-05-17 |
1996-07-30 |
Altera Corporation |
Programmable logic array integrated circuits with blocks of logic regions grouped into super-blocks
|
US5818254A
(en)
*
|
1995-06-02 |
1998-10-06 |
Advanced Micro Devices, Inc. |
Multi-tiered hierarchical high speed switch matrix structure for very high-density complex programmable logic devices
|
US5521529A
(en)
*
|
1995-06-02 |
1996-05-28 |
Advanced Micro Devices, Inc. |
Very high-density complex programmable logic devices with a multi-tiered hierarchical switch matrix and optimized flexible logic allocation
|
US6028446A
(en)
*
|
1995-06-06 |
2000-02-22 |
Advanced Micro Devices, Inc. |
Flexible synchronous and asynchronous circuits for a very high density programmable logic device
|
US5723984A
(en)
*
|
1996-06-07 |
1998-03-03 |
Advanced Micro Devices, Inc. |
Field programmable gate array (FPGA) with interconnect encoding
|
US5659717A
(en)
*
|
1995-07-31 |
1997-08-19 |
Altera Corporation |
Methods for partitioning circuits in order to allocate elements among multiple circuit groups
|
US5581501A
(en)
*
|
1995-08-17 |
1996-12-03 |
Altera Corporation |
Nonvolatile SRAM cells and cell arrays
|
US5565793A
(en)
*
|
1995-08-22 |
1996-10-15 |
Altera Corporation |
Programmable logic array integrated circuit devices with regions of enhanced interconnectivity
|
US5764080A
(en)
*
|
1995-08-24 |
1998-06-09 |
Altera Corporation |
Input/output interface circuitry for programmable logic array integrated circuit devices
|
US5631576A
(en)
*
|
1995-09-01 |
1997-05-20 |
Altera Corporation |
Programmable logic array integrated circuit devices with flexible carry chains
|
US5821773A
(en)
*
|
1995-09-06 |
1998-10-13 |
Altera Corporation |
Look-up table based logic element with complete permutability of the inputs to the secondary signals
|
US5729495A
(en)
*
|
1995-09-29 |
1998-03-17 |
Altera Corporation |
Dynamic nonvolatile memory cell
|
US5744991A
(en)
*
|
1995-10-16 |
1998-04-28 |
Altera Corporation |
System for distributing clocks using a delay lock loop in a programmable logic circuit
|
US5970255A
(en)
|
1995-10-16 |
1999-10-19 |
Altera Corporation |
System for coupling programmable logic device to external circuitry which selects a logic standard and uses buffers to modify output and input signals accordingly
|
US5592102A
(en)
*
|
1995-10-19 |
1997-01-07 |
Altera Corporation |
Means and apparatus to minimize the effects of silicon processing defects in programmable logic devices
|
US5670895A
(en)
*
|
1995-10-19 |
1997-09-23 |
Altera Corporation |
Routing connections for programmable logic array integrated circuits
|
US5793246A
(en)
|
1995-11-08 |
1998-08-11 |
Altera Corporation |
High voltage pump scheme incorporating an overlapping clock
|
US5943242A
(en)
|
1995-11-17 |
1999-08-24 |
Pact Gmbh |
Dynamically reconfigurable data processing system
|
US5672985A
(en)
*
|
1995-12-18 |
1997-09-30 |
Altera Corporation |
Programmable logic array integrated circuits with carry and/or cascade rings
|
US5767734A
(en)
*
|
1995-12-21 |
1998-06-16 |
Altera Corporation |
High-voltage pump with initiation scheme
|
US7266725B2
(en)
|
2001-09-03 |
2007-09-04 |
Pact Xpp Technologies Ag |
Method for debugging reconfigurable architectures
|
US6882177B1
(en)
|
1996-01-10 |
2005-04-19 |
Altera Corporation |
Tristate structures for programmable logic devices
|
US5894228A
(en)
*
|
1996-01-10 |
1999-04-13 |
Altera Corporation |
Tristate structures for programmable logic devices
|
US5691653A
(en)
*
|
1996-01-16 |
1997-11-25 |
Altera Corporation |
Product term based programmable logic array devices with reduced control memory requirements
|
US5936424A
(en)
*
|
1996-02-02 |
1999-08-10 |
Xilinx, Inc. |
High speed bus with tree structure for selecting bus driver
|
US5677638A
(en)
*
|
1996-02-02 |
1997-10-14 |
Xilinx, Inc. |
High speed tristate bus with multiplexers for selecting bus driver
|
US5787009A
(en)
*
|
1996-02-20 |
1998-07-28 |
Altera Corporation |
Methods for allocating circuit design portions among physical circuit portions
|
US5768372A
(en)
*
|
1996-03-13 |
1998-06-16 |
Altera Corporation |
Method and apparatus for securing programming data of a programmable logic device
|
US6005806A
(en)
|
1996-03-14 |
1999-12-21 |
Altera Corporation |
Nonvolatile configuration cells and cell arrays
|
US5694058A
(en)
*
|
1996-03-20 |
1997-12-02 |
Altera Corporation |
Programmable logic array integrated circuits with improved interconnection conductor utilization
|
US6570404B1
(en)
|
1996-03-29 |
2003-05-27 |
Altera Corporation |
High-performance programmable logic architecture
|
US5872463A
(en)
*
|
1996-04-04 |
1999-02-16 |
Altera Corporation |
Routing in programmable logic devices using shared distributed programmable logic connectors
|
US5835998A
(en)
*
|
1996-04-04 |
1998-11-10 |
Altera Corporation |
Logic cell for programmable logic devices
|
US5869979A
(en)
*
|
1996-04-05 |
1999-02-09 |
Altera Corporation |
Technique for preconditioning I/Os during reconfiguration
|
US5986465A
(en)
|
1996-04-09 |
1999-11-16 |
Altera Corporation |
Programmable logic integrated circuit architecture incorporating a global shareable expander
|
US6107822A
(en)
|
1996-04-09 |
2000-08-22 |
Altera Corporation |
Logic element for a programmable logic integrated circuit
|
US6034540A
(en)
|
1997-04-08 |
2000-03-07 |
Altera Corporation |
Programmable logic integrated circuit architecture incorporating a lonely register
|
US5939790A
(en)
*
|
1996-04-09 |
1999-08-17 |
Altera Corporation |
Integrated circuit pad structures
|
US5949710A
(en)
|
1996-04-10 |
1999-09-07 |
Altera Corporation |
Programmable interconnect junction
|
US5998295A
(en)
*
|
1996-04-10 |
1999-12-07 |
Altera Corporation |
Method of forming a rough region on a substrate
|
US5977791A
(en)
*
|
1996-04-15 |
1999-11-02 |
Altera Corporation |
Embedded memory block with FIFO mode for programmable logic device
|
US5744995A
(en)
*
|
1996-04-17 |
1998-04-28 |
Xilinx, Inc. |
Six-input multiplexer wtih two gate levels and three memory cells
|
US5894565A
(en)
*
|
1996-05-20 |
1999-04-13 |
Atmel Corporation |
Field programmable gate array with distributed RAM and increased cell utilization
|
US6025737A
(en)
*
|
1996-11-27 |
2000-02-15 |
Altera Corporation |
Circuitry for a low internal voltage integrated circuit
|
US6118302A
(en)
*
|
1996-05-28 |
2000-09-12 |
Altera Corporation |
Interface for low-voltage semiconductor devices
|
US5742181A
(en)
*
|
1996-06-04 |
1998-04-21 |
Hewlett-Packard Co. |
FPGA with hierarchical interconnect structure and hyperlinks
|
US6384630B2
(en)
|
1996-06-05 |
2002-05-07 |
Altera Corporation |
Techniques for programming programmable logic array devices
|
US5715197A
(en)
|
1996-07-29 |
1998-02-03 |
Xilinx, Inc. |
Multiport RAM with programmable data port configuration
|
US6094066A
(en)
*
|
1996-08-03 |
2000-07-25 |
Mission Research Corporation |
Tiered routing architecture for field programmable gate arrays
|
US5959891A
(en)
*
|
1996-08-16 |
1999-09-28 |
Altera Corporation |
Evaluation of memory cell characteristics
|
US5771264A
(en)
*
|
1996-08-29 |
1998-06-23 |
Altera Corporation |
Digital delay lock loop for clock signal frequency multiplication
|
US6624658B2
(en)
*
|
1999-02-04 |
2003-09-23 |
Advantage Logic, Inc. |
Method and apparatus for universal program controlled bus architecture
|
US6034547A
(en)
*
|
1996-09-04 |
2000-03-07 |
Advantage Logic, Inc. |
Method and apparatus for universal program controlled bus
|
US6018476A
(en)
*
|
1996-09-16 |
2000-01-25 |
Altera Corporation |
Nonvolatile configuration cells and cell arrays
|
US6236597B1
(en)
|
1996-09-16 |
2001-05-22 |
Altera Corporation |
Nonvolatile memory cell with multiple gate oxide thicknesses
|
US5880597A
(en)
*
|
1996-09-18 |
1999-03-09 |
Altera Corporation |
Interleaved interconnect for programmable logic array devices
|
US5844854A
(en)
*
|
1996-09-18 |
1998-12-01 |
Altera Corporation |
Programmable logic device with two dimensional memory addressing
|
US6301694B1
(en)
|
1996-09-25 |
2001-10-09 |
Altera Corporation |
Hierarchical circuit partitioning using sliding windows
|
US5914904A
(en)
|
1996-10-01 |
1999-06-22 |
Altera Corporation |
Compact electrically erasable memory cells and arrays
|
US5796268A
(en)
*
|
1996-10-02 |
1998-08-18 |
Kaplinsky; Cecil H. |
Programmable logic device with partial switch matrix and bypass mechanism
|
US6300794B1
(en)
*
|
1996-10-10 |
2001-10-09 |
Altera Corporation |
Programmable logic device with hierarchical interconnection resources
|
US5999016A
(en)
*
|
1996-10-10 |
1999-12-07 |
Altera Corporation |
Architectures for programmable logic devices
|
US5977793A
(en)
*
|
1996-10-10 |
1999-11-02 |
Altera Corporation |
Programmable logic device with hierarchical interconnection resources
|
US5883526A
(en)
*
|
1997-04-17 |
1999-03-16 |
Altera Corporation |
Hierarchical interconnect for programmable logic devices
|
US5942914A
(en)
*
|
1996-10-25 |
1999-08-24 |
Altera Corporation |
PLD with split multiplexed inputs from global conductors
|
US6005410A
(en)
*
|
1996-12-05 |
1999-12-21 |
International Business Machines Corporation |
Interconnect structure between heterogeneous core regions in a programmable array
|
DE19651075A1
(de)
*
|
1996-12-09 |
1998-06-10 |
Pact Inf Tech Gmbh |
Einheit zur Verarbeitung von numerischen und logischen Operationen, zum Einsatz in Prozessoren (CPU's), Mehrrechnersystemen, Datenflußprozessoren (DFP's), digitalen Signal Prozessoren (DSP's) oder dergleichen
|
US6286093B1
(en)
*
|
1996-12-10 |
2001-09-04 |
Logic Express Systems, Inc. |
Multi-bus programmable interconnect architecture
|
DE19654595A1
(de)
*
|
1996-12-20 |
1998-07-02 |
Pact Inf Tech Gmbh |
I0- und Speicherbussystem für DFPs sowie Bausteinen mit zwei- oder mehrdimensionaler programmierbaren Zellstrukturen
|
DE19654593A1
(de)
|
1996-12-20 |
1998-07-02 |
Pact Inf Tech Gmbh |
Umkonfigurierungs-Verfahren für programmierbare Bausteine zur Laufzeit
|
US6338106B1
(en)
|
1996-12-20 |
2002-01-08 |
Pact Gmbh |
I/O and memory bus system for DFPS and units with two or multi-dimensional programmable cell architectures
|
DE19654846A1
(de)
|
1996-12-27 |
1998-07-09 |
Pact Inf Tech Gmbh |
Verfahren zum selbständigen dynamischen Umladen von Datenflußprozessoren (DFPs) sowie Bausteinen mit zwei- oder mehrdimensionalen programmierbaren Zellstrukturen (FPGAs, DPGAs, o. dgl.)
|
ATE243390T1
(de)
*
|
1996-12-27 |
2003-07-15 |
Pact Inf Tech Gmbh |
Verfahren zum selbständigen dynamischen umladen von datenflussprozessoren (dfps) sowie bausteinen mit zwei- oder mehrdimensionalen programmierbaren zellstrukturen (fpgas, dpgas, o.dgl.)
|
US6029236A
(en)
*
|
1997-01-28 |
2000-02-22 |
Altera Corporation |
Field programmable gate array with high speed SRAM based configurable function block configurable as high performance logic or block of SRAM
|
US5959466A
(en)
|
1997-01-31 |
1999-09-28 |
Actel Corporation |
Field programmable gate array with mask programmed input and output buffers
|
US5821776A
(en)
*
|
1997-01-31 |
1998-10-13 |
Actel Corporation |
Field programmable gate array with mask programmed analog function circuits
|
DE19704044A1
(de)
*
|
1997-02-04 |
1998-08-13 |
Pact Inf Tech Gmbh |
Verfahren zur automatischen Adressgenerierung von Bausteinen innerhalb Clustern aus einer Vielzahl dieser Bausteine
|
US6034536A
(en)
*
|
1997-02-05 |
2000-03-07 |
Altera Corporation |
Redundancy circuitry for logic circuits
|
US6091258A
(en)
*
|
1997-02-05 |
2000-07-18 |
Altera Corporation |
Redundancy circuitry for logic circuits
|
US6542998B1
(en)
|
1997-02-08 |
2003-04-01 |
Pact Gmbh |
Method of self-synchronization of configurable elements of a programmable module
|
DE19704728A1
(de)
|
1997-02-08 |
1998-08-13 |
Pact Inf Tech Gmbh |
Verfahren zur Selbstsynchronisation von konfigurierbaren Elementen eines programmierbaren Bausteines
|
DE19704742A1
(de)
*
|
1997-02-11 |
1998-09-24 |
Pact Inf Tech Gmbh |
Internes Bussystem für DFPs, sowie Bausteinen mit zwei- oder mehrdimensionalen programmierbaren Zellstrukturen, zur Bewältigung großer Datenmengen mit hohem Vernetzungsaufwand
|
US5999015A
(en)
*
|
1997-02-20 |
1999-12-07 |
Altera Corporation |
Logic region resources for programmable logic devices
|
US6127844A
(en)
|
1997-02-20 |
2000-10-03 |
Altera Corporation |
PCI-compatible programmable logic devices
|
US5982195A
(en)
*
|
1997-02-20 |
1999-11-09 |
Altera Corporation |
Programmable logic device architectures
|
US7148722B1
(en)
|
1997-02-20 |
2006-12-12 |
Altera Corporation |
PCI-compatible programmable logic devices
|
US5914616A
(en)
*
|
1997-02-26 |
1999-06-22 |
Xilinx, Inc. |
FPGA repeatable interconnect structure with hierarchical interconnect lines
|
US6201410B1
(en)
|
1997-02-26 |
2001-03-13 |
Xilinx, Inc. |
Wide logic gate implemented in an FPGA configurable logic element
|
US5942913A
(en)
*
|
1997-03-20 |
1999-08-24 |
Xilinx, Inc. |
FPGA repeatable interconnect structure with bidirectional and unidirectional interconnect lines
|
US5889411A
(en)
*
|
1997-02-26 |
1999-03-30 |
Xilinx, Inc. |
FPGA having logic element carry chains capable of generating wide XOR functions
|
US5963050A
(en)
|
1997-02-26 |
1999-10-05 |
Xilinx, Inc. |
Configurable logic element with fast feedback paths
|
US5920202A
(en)
*
|
1997-02-26 |
1999-07-06 |
Xilinx, Inc. |
Configurable logic element with ability to evaluate five and six input functions
|
US6204689B1
(en)
|
1997-02-26 |
2001-03-20 |
Xilinx, Inc. |
Input/output interconnect circuit for FPGAs
|
US6150837A
(en)
|
1997-02-28 |
2000-11-21 |
Actel Corporation |
Enhanced field programmable gate array
|
US6184710B1
(en)
|
1997-03-20 |
2001-02-06 |
Altera Corporation |
Programmable logic array devices with enhanced interconnectivity between adjacent logic regions
|
DE69802927T2
(de)
*
|
1997-05-23 |
2002-08-08 |
Altera Corp A Delaware Corp Sa |
Redundanzschaltung für programmierbare logikanordnung mit verschachtelten eingangsschaltkreisen
|
US6020760A
(en)
*
|
1997-07-16 |
2000-02-01 |
Altera Corporation |
I/O buffer circuit with pin multiplexing
|
US6011744A
(en)
*
|
1997-07-16 |
2000-01-04 |
Altera Corporation |
Programmable logic device with multi-port memory
|
US6034857A
(en)
|
1997-07-16 |
2000-03-07 |
Altera Corporation |
Input/output buffer with overcurrent protection circuit
|
US6128215A
(en)
*
|
1997-08-19 |
2000-10-03 |
Altera Corporation |
Static random access memory circuits
|
US6239612B1
(en)
|
1997-08-20 |
2001-05-29 |
Altera Corporation |
Programmable I/O cells with multiple drivers
|
US6020755A
(en)
*
|
1997-09-26 |
2000-02-01 |
Lucent Technologies Inc. |
Hybrid programmable gate arrays
|
US6545505B1
(en)
*
|
1997-09-30 |
2003-04-08 |
Cypress Semiconductor Corporation |
Hybrid routing architecture for high density complex programmable logic devices
|
US8686549B2
(en)
|
2001-09-03 |
2014-04-01 |
Martin Vorbach |
Reconfigurable elements
|
US6097212A
(en)
*
|
1997-10-09 |
2000-08-01 |
Lattice Semiconductor Corporation |
Variable grain architecture for FPGA integrated circuits
|
US6292930B1
(en)
*
|
1997-10-09 |
2001-09-18 |
Vantis Corporation |
Methods for configuring FPGA's having variable grain blocks and shared logic for providing time-shared access to interconnect resources
|
US6130551A
(en)
*
|
1998-01-19 |
2000-10-10 |
Vantis Corporation |
Synthesis-friendly FPGA architecture with variable length and variable timing interconnect
|
US6130555A
(en)
*
|
1997-10-13 |
2000-10-10 |
Altera Corporation |
Driver circuitry for programmable logic devices
|
US6072332A
(en)
*
|
1997-10-14 |
2000-06-06 |
Altera Corporation |
Variable depth memories for programmable logic devices
|
US6052327A
(en)
*
|
1997-10-14 |
2000-04-18 |
Altera Corporation |
Dual-port programmable logic device variable depth and width memory array
|
US6121790A
(en)
*
|
1997-10-16 |
2000-09-19 |
Altera Corporation |
Programmable logic device with enhanced multiplexing capabilities in interconnect resources
|
US6191998B1
(en)
|
1997-10-16 |
2001-02-20 |
Altera Corporation |
Programmable logic device memory array circuit having combinable single-port memory arrays
|
US6288970B1
(en)
|
1997-10-16 |
2001-09-11 |
Altera Corporation |
Programmable logic device memory array circuit having combinable single-port memory arrays
|
US6107824A
(en)
*
|
1997-10-16 |
2000-08-22 |
Altera Corporation |
Circuitry and methods for internal interconnection of programmable logic devices
|
US6084427A
(en)
|
1998-05-19 |
2000-07-04 |
Altera Corporation |
Programmable logic devices with enhanced multiplexing capabilities
|
US6107825A
(en)
*
|
1997-10-16 |
2000-08-22 |
Altera Corporation |
Input/output circuitry for programmable logic devices
|
US6255850B1
(en)
|
1997-10-28 |
2001-07-03 |
Altera Corporation |
Integrated circuit with both clamp protection and high impedance protection from input overshoot
|
US6289494B1
(en)
|
1997-11-12 |
2001-09-11 |
Quickturn Design Systems, Inc. |
Optimized emulation and prototyping architecture
|
US6185724B1
(en)
|
1997-12-02 |
2001-02-06 |
Xilinx, Inc. |
Template-based simulated annealing move-set that improves FPGA architectural feature utilization
|
US6069490A
(en)
*
|
1997-12-02 |
2000-05-30 |
Xilinx, Inc. |
Routing architecture using a direct connect routing mesh
|
DE19861088A1
(de)
*
|
1997-12-22 |
2000-02-10 |
Pact Inf Tech Gmbh |
Verfahren zur Reparatur von integrierten Schaltkreisen
|
US6127843A
(en)
*
|
1997-12-22 |
2000-10-03 |
Vantis Corporation |
Dual port SRAM memory for run time use in FPGA integrated circuits
|
DE19807872A1
(de)
|
1998-02-25 |
1999-08-26 |
Pact Inf Tech Gmbh |
Verfahren zur Verwaltung von Konfigurationsdaten in Datenflußprozessoren sowie Bausteinen mit zwei- oder mehrdimensionalen programmierbaren Zellstruktur (FPGAs, DPGAs, o. dgl.
|
US6265926B1
(en)
|
1998-05-27 |
2001-07-24 |
Altera Corporation |
Programmable PCI overvoltage input clamp
|
US6467017B1
(en)
|
1998-06-23 |
2002-10-15 |
Altera Corporation |
Programmable logic device having embedded dual-port random access memory configurable as single-port memory
|
US6201404B1
(en)
|
1998-07-14 |
2001-03-13 |
Altera Corporation |
Programmable logic device with redundant circuitry
|
US6184707B1
(en)
|
1998-10-07 |
2001-02-06 |
Altera Corporation |
Look-up table based logic element with complete permutability of the inputs to the secondary signals
|
US6243664B1
(en)
|
1998-10-27 |
2001-06-05 |
Cypress Semiconductor Corporation |
Methods for maximizing routability in a programmable interconnect matrix having less than full connectability
|
US6507216B1
(en)
|
1998-11-18 |
2003-01-14 |
Altera Corporation |
Efficient arrangement of interconnection resources on programmable logic devices
|
US6215326B1
(en)
|
1998-11-18 |
2001-04-10 |
Altera Corporation |
Programmable logic device architecture with super-regions having logic regions and a memory region
|
US6262933B1
(en)
|
1999-01-29 |
2001-07-17 |
Altera Corporation |
High speed programmable address decoder
|
US7003660B2
(en)
|
2000-06-13 |
2006-02-21 |
Pact Xpp Technologies Ag |
Pipeline configuration unit protocols and communication
|
US6407576B1
(en)
|
1999-03-04 |
2002-06-18 |
Altera Corporation |
Interconnection and input/output resources for programmable logic integrated circuit devices
|
US6271679B1
(en)
|
1999-03-24 |
2001-08-07 |
Altera Corporation |
I/O cell configuration for multiple I/O standards
|
AU5805300A
(en)
*
|
1999-06-10 |
2001-01-02 |
Pact Informationstechnologie Gmbh |
Sequence partitioning in cell structures
|
US6486702B1
(en)
|
1999-07-02 |
2002-11-26 |
Altera Corporation |
Embedded memory blocks for programmable logic
|
US6424567B1
(en)
|
1999-07-07 |
2002-07-23 |
Philips Electronics North America Corporation |
Fast reconfigurable programmable device
|
US6320412B1
(en)
|
1999-12-20 |
2001-11-20 |
Btr, Inc. C/O Corporate Trust Co. |
Architecture and interconnect for programmable logic circuits
|
US6633181B1
(en)
|
1999-12-30 |
2003-10-14 |
Stretch, Inc. |
Multi-scale programmable array
|
US6657457B1
(en)
|
2000-03-15 |
2003-12-02 |
Intel Corporation |
Data transfer on reconfigurable chip
|
US7340596B1
(en)
|
2000-06-12 |
2008-03-04 |
Altera Corporation |
Embedded processor with watchdog timer for programmable logic
|
US6803785B1
(en)
|
2000-06-12 |
2004-10-12 |
Altera Corporation |
I/O circuitry shared between processor and programmable logic portions of an integrated circuit
|
US6961884B1
(en)
|
2000-06-12 |
2005-11-01 |
Altera Corporation |
JTAG mirroring circuitry and methods
|
US6870396B2
(en)
*
|
2000-09-02 |
2005-03-22 |
Actel Corporation |
Tileable field-programmable gate array architecture
|
US7015719B1
(en)
|
2000-09-02 |
2006-03-21 |
Actel Corporation |
Tileable field-programmable gate array architecture
|
US6937063B1
(en)
|
2000-09-02 |
2005-08-30 |
Actel Corporation |
Method and apparatus of memory clearing with monitoring RAM memory cells in a field programmable gated array
|
US6476636B1
(en)
|
2000-09-02 |
2002-11-05 |
Actel Corporation |
Tileable field-programmable gate array architecture
|
US7426665B1
(en)
|
2000-09-02 |
2008-09-16 |
Actel Corporation |
Tileable field-programmable gate array architecture
|
US8058899B2
(en)
|
2000-10-06 |
2011-11-15 |
Martin Vorbach |
Logic cell array and bus system
|
US20040015899A1
(en)
*
|
2000-10-06 |
2004-01-22 |
Frank May |
Method for processing data
|
US7484081B1
(en)
|
2000-10-10 |
2009-01-27 |
Altera Corporation |
Method and apparatus for protecting designs in SRAM-based programmable logic devices
|
US6990555B2
(en)
*
|
2001-01-09 |
2006-01-24 |
Pact Xpp Technologies Ag |
Method of hierarchical caching of configuration data having dataflow processors and modules having two- or multidimensional programmable cell structure (FPGAs, DPGAs, etc.)
|
US20090210653A1
(en)
*
|
2001-03-05 |
2009-08-20 |
Pact Xpp Technologies Ag |
Method and device for treating and processing data
|
US7581076B2
(en)
|
2001-03-05 |
2009-08-25 |
Pact Xpp Technologies Ag |
Methods and devices for treating and/or processing data
|
US7844796B2
(en)
*
|
2001-03-05 |
2010-11-30 |
Martin Vorbach |
Data processing device and method
|
US20090300262A1
(en)
*
|
2001-03-05 |
2009-12-03 |
Martin Vorbach |
Methods and devices for treating and/or processing data
|
US7210129B2
(en)
|
2001-08-16 |
2007-04-24 |
Pact Xpp Technologies Ag |
Method for translating programs for reconfigurable architectures
|
US9037807B2
(en)
*
|
2001-03-05 |
2015-05-19 |
Pact Xpp Technologies Ag |
Processor arrangement on a chip including data processing, memory, and interface elements
|
US7444531B2
(en)
*
|
2001-03-05 |
2008-10-28 |
Pact Xpp Technologies Ag |
Methods and devices for treating and processing data
|
US6895570B2
(en)
|
2001-05-06 |
2005-05-17 |
Altera Corporation |
System and method for optimizing routing lines in a programmable logic device
|
US6970014B1
(en)
|
2001-05-06 |
2005-11-29 |
Altera Corporation |
Routing architecture for a programmable logic device
|
US6653862B2
(en)
|
2001-05-06 |
2003-11-25 |
Altera Corporation |
Use of dangling partial lines for interfacing in a PLD
|
US6720796B1
(en)
|
2001-05-06 |
2004-04-13 |
Altera Corporation |
Multiple size memories in a programmable logic device
|
US6605962B2
(en)
|
2001-05-06 |
2003-08-12 |
Altera Corporation |
PLD architecture for flexible placement of IP function blocks
|
US6630842B1
(en)
|
2001-05-06 |
2003-10-07 |
Altera Corporation |
Routing architecture for a programmable logic device
|
US6577161B2
(en)
|
2001-06-01 |
2003-06-10 |
Macronix International Co., Ltd. |
One cell programmable switch using non-volatile cell with unidirectional and bidirectional states
|
US6545504B2
(en)
|
2001-06-01 |
2003-04-08 |
Macronix International Co., Ltd. |
Four state programmable interconnect device for bus line and I/O pad
|
US6531887B2
(en)
|
2001-06-01 |
2003-03-11 |
Macronix International Co., Ltd. |
One cell programmable switch using non-volatile cell
|
WO2002103532A2
(de)
*
|
2001-06-20 |
2002-12-27 |
Pact Xpp Technologies Ag |
Verfahren zur bearbeitung von daten
|
US7996827B2
(en)
|
2001-08-16 |
2011-08-09 |
Martin Vorbach |
Method for the translation of programs for reconfigurable architectures
|
US7139292B1
(en)
*
|
2001-08-31 |
2006-11-21 |
Cypress Semiconductor Corp. |
Configurable matrix architecture
|
US7434191B2
(en)
*
|
2001-09-03 |
2008-10-07 |
Pact Xpp Technologies Ag |
Router
|
US8686475B2
(en)
|
2001-09-19 |
2014-04-01 |
Pact Xpp Technologies Ag |
Reconfigurable elements
|
US6594810B1
(en)
|
2001-10-04 |
2003-07-15 |
M2000 |
Reconfigurable integrated circuit with a scalable architecture
|
US7577822B2
(en)
*
|
2001-12-14 |
2009-08-18 |
Pact Xpp Technologies Ag |
Parallel task operation in processor and reconfigurable coprocessor configured based on information in link list including termination information for synchronization
|
US6874136B2
(en)
|
2002-01-10 |
2005-03-29 |
M2000 |
Crossbar device with reduced parasitic capacitive loading and usage of crossbar devices in reconfigurable circuits
|
WO2003071418A2
(de)
*
|
2002-01-18 |
2003-08-28 |
Pact Xpp Technologies Ag |
Übersetzungsverfahren
|
EP1483682A2
(de)
*
|
2002-01-19 |
2004-12-08 |
PACT XPP Technologies AG |
Reconfigurierbarer prozessor
|
US8127061B2
(en)
|
2002-02-18 |
2012-02-28 |
Martin Vorbach |
Bus systems and reconfiguration methods
|
US8914590B2
(en)
*
|
2002-08-07 |
2014-12-16 |
Pact Xpp Technologies Ag |
Data processing method and device
|
US20070011433A1
(en)
*
|
2003-04-04 |
2007-01-11 |
Martin Vorbach |
Method and device for data processing
|
AU2003223892A1
(en)
*
|
2002-03-21 |
2003-10-08 |
Pact Xpp Technologies Ag |
Method and device for data processing
|
US6774667B1
(en)
|
2002-05-09 |
2004-08-10 |
Actel Corporation |
Method and apparatus for a flexible chargepump scheme for field-programmable gate arrays
|
US7378867B1
(en)
|
2002-06-04 |
2008-05-27 |
Actel Corporation |
Field-programmable gate array low voltage differential signaling driver utilizing two complimentary output buffers
|
US6891394B1
(en)
*
|
2002-06-04 |
2005-05-10 |
Actel Corporation |
Field-programmable gate array low voltage differential signaling driver utilizing two complimentary output buffers
|
US7424658B1
(en)
|
2002-07-01 |
2008-09-09 |
Altera Corporation |
Method and apparatus for testing integrated circuits
|
US20110238948A1
(en)
*
|
2002-08-07 |
2011-09-29 |
Martin Vorbach |
Method and device for coupling a data processing unit and a data processing array
|
AU2003286131A1
(en)
*
|
2002-08-07 |
2004-03-19 |
Pact Xpp Technologies Ag |
Method and device for processing data
|
US7657861B2
(en)
*
|
2002-08-07 |
2010-02-02 |
Pact Xpp Technologies Ag |
Method and device for processing data
|
US6765427B1
(en)
|
2002-08-08 |
2004-07-20 |
Actel Corporation |
Method and apparatus for bootstrapping a programmable antifuse circuit
|
US7434080B1
(en)
*
|
2002-09-03 |
2008-10-07 |
Actel Corporation |
Apparatus for interfacing and testing a phase locked loop in a field programmable gate array
|
AU2003289844A1
(en)
*
|
2002-09-06 |
2004-05-13 |
Pact Xpp Technologies Ag |
Reconfigurable sequencer structure
|
US6750674B1
(en)
|
2002-10-02 |
2004-06-15 |
Actel Corporation |
Carry chain for use between logic modules in a field programmable gate array
|
US7269814B1
(en)
|
2002-10-08 |
2007-09-11 |
Actel Corporation |
Parallel programmable antifuse field programmable gate array device (FPGA) and a method for programming and testing an antifuse FPGA
|
US6885218B1
(en)
|
2002-10-08 |
2005-04-26 |
Actel Corporation |
Parallel programmable antifuse field programmable gate array device (FPGA) and a method for programming and testing an antifuse FPGA
|
US6937064B1
(en)
*
|
2002-10-24 |
2005-08-30 |
Altera Corporation |
Versatile logic element and logic array block
|
US6727726B1
(en)
|
2002-11-12 |
2004-04-27 |
Actel Corporation |
Field programmable gate array architecture including a buffer module and a method of distributing buffer modules in a field programmable gate array
|
US7111110B1
(en)
|
2002-12-10 |
2006-09-19 |
Altera Corporation |
Versatile RAM for programmable logic device
|
US6946871B1
(en)
*
|
2002-12-18 |
2005-09-20 |
Actel Corporation |
Multi-level routing architecture in a field programmable gate array having transmitters and receivers
|
US7385420B1
(en)
|
2002-12-27 |
2008-06-10 |
Actel Corporation |
Repeatable block producing a non-uniform routing architecture in a field programmable gate array having segmented tracks
|
US6891396B1
(en)
|
2002-12-27 |
2005-05-10 |
Actel Corporation |
Repeatable block producing a non-uniform routing architecture in a field programmable gate array having segmented tracks
|
US6798240B1
(en)
|
2003-01-24 |
2004-09-28 |
Altera Corporation |
Logic circuitry with shared lookup table
|
US7800401B1
(en)
|
2003-02-10 |
2010-09-21 |
Altera Corporation |
Fracturable lookup table and logic element
|
US6943580B2
(en)
|
2003-02-10 |
2005-09-13 |
Altera Corporation |
Fracturable lookup table and logic element
|
US6888373B2
(en)
*
|
2003-02-11 |
2005-05-03 |
Altera Corporation |
Fracturable incomplete look up table for area efficient logic elements
|
US7613900B2
(en)
*
|
2003-03-31 |
2009-11-03 |
Stretch, Inc. |
Systems and methods for selecting input/output configuration in an integrated circuit
|
US7581081B2
(en)
|
2003-03-31 |
2009-08-25 |
Stretch, Inc. |
Systems and methods for software extensible multi-processing
|
US7590829B2
(en)
*
|
2003-03-31 |
2009-09-15 |
Stretch, Inc. |
Extension adapter
|
US8001266B1
(en)
|
2003-03-31 |
2011-08-16 |
Stretch, Inc. |
Configuring a multi-processor system
|
US7000211B2
(en)
*
|
2003-03-31 |
2006-02-14 |
Stretch, Inc. |
System and method for efficiently mapping heterogeneous objects onto an array of heterogeneous programmable logic resources
|
US7255437B2
(en)
*
|
2003-10-09 |
2007-08-14 |
Howell Thomas A |
Eyeglasses with activity monitoring
|
US7375553B1
(en)
|
2003-05-28 |
2008-05-20 |
Actel Corporation |
Clock tree network in a field programmable gate array
|
US6838902B1
(en)
*
|
2003-05-28 |
2005-01-04 |
Actel Corporation |
Synchronous first-in/first-out block memory for a field programmable gate array
|
US6825690B1
(en)
|
2003-05-28 |
2004-11-30 |
Actel Corporation |
Clock tree network in a field programmable gate array
|
US6867615B1
(en)
|
2003-05-30 |
2005-03-15 |
Actel Corporation |
Dedicated input/output first in/first out module for a field programmable gate array
|
US7385419B1
(en)
|
2003-05-30 |
2008-06-10 |
Actel Corporation |
Dedicated input/output first in/first out module for a field programmable gate array
|
WO2006082091A2
(en)
*
|
2005-02-07 |
2006-08-10 |
Pact Xpp Technologies Ag |
Low latency massive parallel data processing device
|
US7418575B2
(en)
*
|
2003-07-29 |
2008-08-26 |
Stretch, Inc. |
Long instruction word processing with instruction extensions
|
US7373642B2
(en)
*
|
2003-07-29 |
2008-05-13 |
Stretch, Inc. |
Defining instruction extensions in a standard programming language
|
EP1676208A2
(de)
*
|
2003-08-28 |
2006-07-05 |
PACT XPP Technologies AG |
Datenverarbeitungseinrichtung und verfahren
|
US7863937B2
(en)
*
|
2003-10-07 |
2011-01-04 |
University Of Florida Research Foundation, Inc. |
Logic based on the evolution of nonlinear dynamical systems
|
US7096437B2
(en)
*
|
2003-10-07 |
2006-08-22 |
University Of Florida Research Foundation, Inc. |
Method and apparatus for a chaotic computing module using threshold reference signal implementation
|
WO2008140600A2
(en)
*
|
2006-12-05 |
2008-11-20 |
University Of Florida Research Foundation, Inc. |
Non-linear dynamical search engine
|
US7185035B1
(en)
|
2003-10-23 |
2007-02-27 |
Altera Corporation |
Arithmetic structures for programmable logic devices
|
US7565388B1
(en)
|
2003-11-21 |
2009-07-21 |
Altera Corporation |
Logic cell supporting addition of three binary words
|
US7167022B1
(en)
|
2004-03-25 |
2007-01-23 |
Altera Corporation |
Omnibus logic element including look up table based logic elements
|
US6975139B2
(en)
*
|
2004-03-30 |
2005-12-13 |
Advantage Logic, Inc. |
Scalable non-blocking switching network for programmable logic
|
US7030652B1
(en)
|
2004-04-23 |
2006-04-18 |
Altera Corporation |
LUT-based logic element with support for Shannon decomposition and associated method
|
US7460529B2
(en)
*
|
2004-07-29 |
2008-12-02 |
Advantage Logic, Inc. |
Interconnection fabric using switching networks in hierarchy
|
US8566616B1
(en)
|
2004-09-10 |
2013-10-22 |
Altera Corporation |
Method and apparatus for protecting designs in SRAM-based programmable logic devices and the like
|
US8612772B1
(en)
|
2004-09-10 |
2013-12-17 |
Altera Corporation |
Security core using soft key
|
US7176718B1
(en)
|
2005-01-21 |
2007-02-13 |
Altera Corporation |
Organizations of logic modules in programmable logic devices
|
US8010826B2
(en)
*
|
2005-09-13 |
2011-08-30 |
Meta Systems |
Reconfigurable circuit with redundant reconfigurable cluster(s)
|
US7478261B2
(en)
*
|
2005-09-13 |
2009-01-13 |
M2000 |
Reconfigurable circuit with redundant reconfigurable cluster(s)
|
JP4626490B2
(ja)
*
|
2005-11-07 |
2011-02-09 |
ソニー株式会社 |
回路装置
|
US7281942B2
(en)
*
|
2005-11-18 |
2007-10-16 |
Ideal Industries, Inc. |
Releasable wire connector
|
US7275196B2
(en)
*
|
2005-11-23 |
2007-09-25 |
M2000 S.A. |
Runtime reconfiguration of reconfigurable circuits
|
US7679401B1
(en)
*
|
2005-12-01 |
2010-03-16 |
Tabula, Inc. |
User registers implemented with routing circuits in a configurable IC
|
US8250503B2
(en)
|
2006-01-18 |
2012-08-21 |
Martin Vorbach |
Hardware definition method including determining whether to implement a function as hardware or software
|
US7423453B1
(en)
|
2006-01-20 |
2008-09-09 |
Advantage Logic, Inc. |
Efficient integrated circuit layout scheme to implement a scalable switching network used in interconnection fabric
|
US7453285B2
(en)
*
|
2006-12-22 |
2008-11-18 |
Chaologix, Inc. |
Dynamically configurable logic gate using a non-linear element
|
US7508231B2
(en)
|
2007-03-09 |
2009-03-24 |
Altera Corporation |
Programmable logic device having redundancy with logic element granularity
|
US7456653B2
(en)
*
|
2007-03-09 |
2008-11-25 |
Altera Corporation |
Programmable logic device having logic array block interconnect lines that can interconnect logic elements in different logic blocks
|
US7701248B2
(en)
*
|
2008-04-10 |
2010-04-20 |
Silicon Storage Technology, Inc. |
Storage element for controlling a logic circuit, and a logic device having an array of such storage elements
|
US7714611B1
(en)
|
2008-12-03 |
2010-05-11 |
Advantage Logic, Inc. |
Permutable switching network with enhanced multicasting signals routing for interconnection fabric
|
US7705629B1
(en)
*
|
2008-12-03 |
2010-04-27 |
Advantage Logic, Inc. |
Permutable switching network with enhanced interconnectivity for multicasting signals
|
US7924059B2
(en)
*
|
2009-02-27 |
2011-04-12 |
University Of Florida Research Foundation, Inc. |
Reconfigurable and reliable logic circuit elements that exploit nonlinearity and noise
|
US7999570B2
(en)
*
|
2009-06-24 |
2011-08-16 |
Advantage Logic, Inc. |
Enhanced permutable switching network with multicasting signals for interconnection fabric
|
WO2011047035A2
(en)
*
|
2009-10-14 |
2011-04-21 |
Chaologix, Inc. |
High utilization universal logic array with variable circuit topology and logistic map circuit to realize a variety of logic gates with constant power signatures
|
US8890567B1
(en)
|
2010-09-30 |
2014-11-18 |
Altera Corporation |
High speed testing of integrated circuits including resistive elements
|
US8736299B1
(en)
|
2011-04-29 |
2014-05-27 |
Altera Corporation |
Setting security features of programmable logic devices
|
US8461863B2
(en)
|
2011-04-29 |
2013-06-11 |
Altera Corporation |
Method and apparatus for securing a programmable device using a kill switch
|
US8627105B2
(en)
|
2011-04-29 |
2014-01-07 |
Altera Corporation |
Method and apparatus for securing programming data of a programmable device
|
US8719957B2
(en)
|
2011-04-29 |
2014-05-06 |
Altera Corporation |
Systems and methods for detecting and mitigating programmable logic device tampering
|
US9166598B1
(en)
|
2012-05-08 |
2015-10-20 |
Altera Corporation |
Routing and programming for resistive switch arrays
|
US9884435B2
(en)
|
2013-02-08 |
2018-02-06 |
Johnson & Johnson Vision Care, Inc. |
Casting cup assembly for forming an ophthalmic device
|
US9026873B2
(en)
|
2013-07-23 |
2015-05-05 |
Altera Coporation |
Method and apparatus for securing configuration scan chains of a programmable device
|
US9954533B2
(en)
*
|
2014-12-16 |
2018-04-24 |
Samsung Electronics Co., Ltd. |
DRAM-based reconfigurable logic
|