DE69223480D1 - Bus-zu-Bus-Schnittstelle zur Verhinderung der Dateninkohärenz in einem Multiprozessor-Rechnersystem - Google Patents

Bus-zu-Bus-Schnittstelle zur Verhinderung der Dateninkohärenz in einem Multiprozessor-Rechnersystem

Info

Publication number
DE69223480D1
DE69223480D1 DE69223480T DE69223480T DE69223480D1 DE 69223480 D1 DE69223480 D1 DE 69223480D1 DE 69223480 T DE69223480 T DE 69223480T DE 69223480 T DE69223480 T DE 69223480T DE 69223480 D1 DE69223480 D1 DE 69223480D1
Authority
DE
Germany
Prior art keywords
bus
computer system
prevent data
multiprocessor computer
data inconsistency
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69223480T
Other languages
English (en)
Other versions
DE69223480T2 (de
Inventor
E Charles Narad
Sun-Den Chen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sun Microsystems Inc
Original Assignee
Sun Microsystems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sun Microsystems Inc filed Critical Sun Microsystems Inc
Application granted granted Critical
Publication of DE69223480D1 publication Critical patent/DE69223480D1/de
Publication of DE69223480T2 publication Critical patent/DE69223480T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges
DE69223480T 1991-09-27 1992-09-15 Bus-zu-Bus-Schnittstelle zur Verhinderung der Dateninkohärenz in einem Multiprozessor-Rechnersystem Expired - Fee Related DE69223480T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/766,784 US5367695A (en) 1991-09-27 1991-09-27 Bus-to-bus interface for preventing data incoherence in a multiple processor computer system

Publications (2)

Publication Number Publication Date
DE69223480D1 true DE69223480D1 (de) 1998-01-22
DE69223480T2 DE69223480T2 (de) 1998-07-02

Family

ID=25077526

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69223480T Expired - Fee Related DE69223480T2 (de) 1991-09-27 1992-09-15 Bus-zu-Bus-Schnittstelle zur Verhinderung der Dateninkohärenz in einem Multiprozessor-Rechnersystem

Country Status (5)

Country Link
US (1) US5367695A (de)
EP (1) EP0534662B1 (de)
JP (1) JPH06266680A (de)
KR (1) KR0139902B1 (de)
DE (1) DE69223480T2 (de)

Families Citing this family (52)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2271204B (en) * 1992-10-01 1996-01-03 Digital Equipment Int Digital system memory access
US6330629B1 (en) * 1993-02-11 2001-12-11 Hitachi, Ltd. Information processing system
JP3264465B2 (ja) * 1993-06-30 2002-03-11 株式会社日立製作所 記憶システム
US5708794A (en) * 1993-08-10 1998-01-13 Dell Usa, L.P. Multi-purpose usage of transaction backoff and bus architecture supporting same
DE4401465A1 (de) * 1994-01-19 1995-08-10 Siemens Ag Kommunikationsmodul
CN1205792C (zh) * 1994-08-31 2005-06-08 国际商业机器公司 用于设备间通信的系统与方法
US5548730A (en) * 1994-09-20 1996-08-20 Intel Corporation Intelligent bus bridge for input/output subsystems in a computer system
US5832241A (en) * 1995-02-23 1998-11-03 Intel Corporation Data consistency across a bus transactions that impose ordering constraints
US5640520A (en) * 1995-05-01 1997-06-17 Intel Corporation Mechanism for supporting out-of-order service of bus requests with in-order only requesters devices
US5974456A (en) * 1995-05-05 1999-10-26 Silicon Graphics, Inc. System and method for input/output flow control in a multiprocessor computer system
US5943483A (en) * 1995-12-11 1999-08-24 Lsi Logic Corporation Method and apparatus for controlling access to a bus in a data processing system
US5870733A (en) * 1996-06-14 1999-02-09 Electronic Data Systems Corporation Automated system and method for providing access data concerning an item of business property
US5881253A (en) * 1996-12-31 1999-03-09 Compaq Computer Corporation Computer system using posted memory write buffers in a bridge to implement system management mode
US6078981A (en) * 1997-12-29 2000-06-20 Intel Corporation Transaction stall technique to prevent livelock in multiple-processor systems
US6133938A (en) * 1998-03-14 2000-10-17 Sony Corporation Of Japan Descriptor mechanism for assuring indivisible execution of AV/C operations
US6324622B1 (en) 1998-08-24 2001-11-27 International Business Machines Corporation 6XX bus with exclusive intervention
US6895456B2 (en) * 1998-12-01 2005-05-17 Hewlett-Packard Development Company, L.P. System supporting multicast master cycles between different busses in a computer system
US6636927B1 (en) * 1999-09-24 2003-10-21 Adaptec, Inc. Bridge device for transferring data using master-specific prefetch sizes
US7529799B2 (en) * 1999-11-08 2009-05-05 International Business Machines Corporation Method and apparatus for transaction tag assignment and maintenance in a distributed symmetric multiprocessor system
US6918062B2 (en) * 2001-09-28 2005-07-12 Intel Corporation System and method to implement a cost-effective remote system management mechanism using a serial communication controller and interrupts
US7277972B2 (en) * 2002-03-08 2007-10-02 Freescale Semiconductor, Inc. Data processing system with peripheral access protection and method therefor
US6792478B2 (en) 2002-03-29 2004-09-14 Intel Corporation System and method to configure input/output (IO) devices to use selected pairs of port addresses
US6851056B2 (en) * 2002-04-18 2005-02-01 International Business Machines Corporation Control function employing a requesting master id and a data address to qualify data access within an integrated system
US6898651B2 (en) * 2002-05-10 2005-05-24 Intel Corporation Method, apparatus, and system for generating serial interrupt requests (IRQ) with power savings
US7434264B2 (en) * 2003-03-07 2008-10-07 Freescale Semiconductor, Inc. Data processing system with peripheral access protection and method therefor
US7174410B2 (en) * 2003-04-17 2007-02-06 International Business Machines Corporation Method, apparatus and computer program product for write data transfer
US7099978B2 (en) * 2003-09-15 2006-08-29 Hewlett-Packard Development Company, Lp. Method and system of completing pending I/O device reads in a multiple-processor computer system
US8667194B2 (en) * 2003-12-15 2014-03-04 Finisar Corporation Two-wire interface in which a master component monitors the data line during the preamble generation phase for synchronization with one or more slave components
US8225024B2 (en) * 2004-03-05 2012-07-17 Finisar Corporation Use of a first two-wire interface communication to support the construction of a second two-wire interface communication
JP2006079394A (ja) * 2004-09-10 2006-03-23 Renesas Technology Corp データ処理装置
KR100694095B1 (ko) * 2005-03-05 2007-03-12 삼성전자주식회사 버스 연결 방법 및 장치
JP3925660B2 (ja) * 2005-06-09 2007-06-06 オムロン株式会社 通信マスタ局の起動時制御方法
US7492723B2 (en) * 2005-07-07 2009-02-17 International Business Machines Corporation Mechanism to virtualize all address spaces in shared I/O fabrics
US7496045B2 (en) * 2005-07-28 2009-02-24 International Business Machines Corporation Broadcast of shared I/O fabric error messages in a multi-host environment to all affected root nodes
US7363404B2 (en) * 2005-10-27 2008-04-22 International Business Machines Corporation Creation and management of destination ID routing structures in multi-host PCI topologies
US7474623B2 (en) * 2005-10-27 2009-01-06 International Business Machines Corporation Method of routing I/O adapter error messages in a multi-host environment
JP4017005B2 (ja) * 2005-10-27 2007-12-05 ソナック株式会社 演算装置
US7430630B2 (en) 2005-10-27 2008-09-30 International Business Machines Corporation Routing mechanism in PCI multi-host topologies using destination ID field
US7631050B2 (en) * 2005-10-27 2009-12-08 International Business Machines Corporation Method for confirming identity of a master node selected to control I/O fabric configuration in a multi-host environment
US7395367B2 (en) * 2005-10-27 2008-07-01 International Business Machines Corporation Method using a master node to control I/O fabric configuration in a multi-host environment
US20070136458A1 (en) * 2005-12-12 2007-06-14 Boyd William T Creation and management of ATPT in switches of multi-host PCI topologies
US20070165596A1 (en) * 2006-01-18 2007-07-19 Boyd William T Creation and management of routing table for PCI bus address based routing with integrated DID
US7707465B2 (en) * 2006-01-26 2010-04-27 International Business Machines Corporation Routing of shared I/O fabric error messages in a multi-host environment to a master control root node
US7380046B2 (en) * 2006-02-07 2008-05-27 International Business Machines Corporation Method, apparatus, and computer program product for routing packets utilizing a unique identifier, included within a standard address, that identifies the destination host computer system
US7484029B2 (en) * 2006-02-09 2009-01-27 International Business Machines Corporation Method, apparatus, and computer usable program code for migrating virtual adapters from source physical adapters to destination physical adapters
US20080123677A1 (en) * 2006-08-31 2008-05-29 Honeywell International Inc. System management bus port switch
US20080137676A1 (en) * 2006-12-06 2008-06-12 William T Boyd Bus/device/function translation within and routing of communications packets in a pci switched-fabric in a multi-host environment environment utilizing a root switch
US7571273B2 (en) * 2006-12-06 2009-08-04 International Business Machines Corporation Bus/device/function translation within and routing of communications packets in a PCI switched-fabric in a multi-host environment utilizing multiple root switches
US10489323B2 (en) * 2016-12-20 2019-11-26 Arm Limited Data processing system for a home node to authorize a master to bypass the home node to directly send data to a slave
US10698468B2 (en) * 2017-08-30 2020-06-30 Lsis Co., Ltd. Device and method for changing setting value of electric power equipment
RU2721960C1 (ru) 2019-08-02 2020-05-25 Общество с ограниченной ответственностью "ПИРФ" (ООО "ПИРФ") Компьютерно-реализуемый способ взаимодействия между компонентами и задачами операционной системы через интерфейсную шину
DE102021105402A1 (de) * 2021-03-05 2022-09-08 Infineon Technologies Ag Datenverarbeitungsvorrichtung und verfahren zum übermitteln von daten über einen bus

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4191997A (en) * 1978-04-10 1980-03-04 International Business Machines Corporation Circuits and methods for multiple control in data processing systems
US4574350A (en) * 1982-05-19 1986-03-04 At&T Bell Laboratories Shared resource locking apparatus
JP2539352B2 (ja) * 1984-06-20 1996-10-02 株式会社日立製作所 階層型多重計算機システム
US5115499A (en) * 1986-05-14 1992-05-19 Sequoia Systems, Inc. Shared computer resource allocation system having apparatus for informing a requesting computer of the identity and busy/idle status of shared resources by command code
US4897786A (en) * 1987-09-04 1990-01-30 Digital Equipment Corporation Bus window interlock
US4912633A (en) * 1988-10-24 1990-03-27 Ncr Corporation Hierarchical multiple bus computer architecture
US5148545A (en) * 1989-07-21 1992-09-15 Clearpoint Research Corporation Bus device which performs protocol confidential transactions

Also Published As

Publication number Publication date
DE69223480T2 (de) 1998-07-02
EP0534662A2 (de) 1993-03-31
EP0534662B1 (de) 1997-12-10
KR0139902B1 (ko) 1998-10-15
US5367695A (en) 1994-11-22
EP0534662A3 (en) 1994-11-02
JPH06266680A (ja) 1994-09-22

Similar Documents

Publication Publication Date Title
DE69223480D1 (de) Bus-zu-Bus-Schnittstelle zur Verhinderung der Dateninkohärenz in einem Multiprozessor-Rechnersystem
DE69127242T2 (de) Sicherung der Datenintegrität in einem Multipipelineprozessorsystem
DE3751901T2 (de) Einrichtung zur Benutzung in einem Computer
DE3851488T2 (de) Registerverwaltungssystem mit Ausführung von Befehlen in Unordnung in einem Computerprozessor.
DE69130379T2 (de) Datenvorausladebefehl in einem Prozessor mit reduziertem Befehlssatz
DE69619425D1 (de) Datenkonversion in einem Multiprozessorsystem mit gleichzeitiger Aufrechterhaltung der Systemoperationen
DE3788805D1 (de) Prioritaetstechnik für einen zerteilten transaktionsbus in einem multiprozessorrechnersystem.
DE68927216D1 (de) System zur verwaltung von hierarchischen informationen in einem digitalen datenverarbeitungssystem
DE69209364D1 (de) Verteiltes Mehrknoten-Datenverarbeitungssystem zur Verwendung in einem Oberflächenfahrzeug
DE68919988T2 (de) Bauteilanordnung in einem tragbaren Rechnersystem.
DE69133489D1 (de) Verfahren und koppler um einen tragbaren datenträger mit einem grossrechner zusammenzuschalten
DE69032468T2 (de) Uhrensynchronisation in einem rechnersystem
DE69131637D1 (de) Registerhaltige Datenbearbeitung in einem Prozessor mit reduziertem Befehlssatz
DE69224571T2 (de) Mehrprozessorrechnersystem
DE69715967T2 (de) Quorummechanismus in einem verteilten Zweiknotenrechnersystem
DE69225389T2 (de) Programmattributsteuerung in einem Rechnersystem
DE69228582T2 (de) Vorrichtung zur Vermeidung von Prozessorblockierungen in einem Multiprozessorsystem
DE69733101D1 (de) Datenüberlaufverwaltung in einem Rechnersystem
DE3483166D1 (de) Mehrstufiges steuergeraet fuer eine cachespeicherschnittstelle in einem mehrprozessorsystem.
DE68925470D1 (de) Verfahren zum Abrufen von potentiell ungültigen Daten in einem Mehrrechnersystem
DE3650525D1 (de) Tablett zur Informationseingabe in einen Computer
DE3774583D1 (de) Datenschutz in einem datenverarbeitungssystem mit multiprogrammierung.
DE69026740D1 (de) Fehler absorbierendes System in einem neuronalen Rechner
DE69810098D1 (de) Leseoperationen in einem multiprozessorrechnersystem
DE69132723T2 (de) Dateizugriffssystem in einem verteilten Datenverarbeitungssystem

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee