DE69224084T2 - Rechneranordnung mit Mehrfachpufferdatencachespeicher und Verfahren dafür - Google Patents

Rechneranordnung mit Mehrfachpufferdatencachespeicher und Verfahren dafür

Info

Publication number
DE69224084T2
DE69224084T2 DE69224084T DE69224084T DE69224084T2 DE 69224084 T2 DE69224084 T2 DE 69224084T2 DE 69224084 T DE69224084 T DE 69224084T DE 69224084 T DE69224084 T DE 69224084T DE 69224084 T2 DE69224084 T2 DE 69224084T2
Authority
DE
Germany
Prior art keywords
data cache
method therefor
buffer data
computer arrangement
multiple buffer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69224084T
Other languages
English (en)
Other versions
DE69224084D1 (de
Inventor
Chi Hung Chi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
Koninklijke Philips Electronics NV
Philips Electronics NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninklijke Philips Electronics NV, Philips Electronics NV filed Critical Koninklijke Philips Electronics NV
Publication of DE69224084D1 publication Critical patent/DE69224084D1/de
Application granted granted Critical
Publication of DE69224084T2 publication Critical patent/DE69224084T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/08Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0844Multiple simultaneous or quasi-simultaneous cache accessing
    • G06F12/0846Cache with multiple tag or data arrays being simultaneously accessible
    • G06F12/0848Partitioned cache, e.g. separate instruction and operand caches
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/08Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0862Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with prefetch
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3824Operand accessing
    • G06F9/383Operand prefetching
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/08Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0844Multiple simultaneous or quasi-simultaneous cache accessing
    • G06F12/0846Cache with multiple tag or data arrays being simultaneously accessible
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/60Details of cache memory
    • G06F2212/6028Prefetching based on hints or prefetch instructions
DE69224084T 1991-01-15 1992-01-06 Rechneranordnung mit Mehrfachpufferdatencachespeicher und Verfahren dafür Expired - Fee Related DE69224084T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US64123691A 1991-01-15 1991-01-15

Publications (2)

Publication Number Publication Date
DE69224084D1 DE69224084D1 (de) 1998-02-26
DE69224084T2 true DE69224084T2 (de) 1998-07-23

Family

ID=24571535

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69224084T Expired - Fee Related DE69224084T2 (de) 1991-01-15 1992-01-06 Rechneranordnung mit Mehrfachpufferdatencachespeicher und Verfahren dafür

Country Status (4)

Country Link
US (1) US5822757A (de)
EP (1) EP0496439B1 (de)
JP (1) JP3425158B2 (de)
DE (1) DE69224084T2 (de)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE19943938B4 (de) * 1998-10-26 2014-05-22 Infineon Technologies Ag Dynamischer Daten-Vorabruf auf Basis eines Programmzähler- und Adressierungsmodus

Families Citing this family (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06180669A (ja) * 1992-12-14 1994-06-28 Nec Niigata Ltd キャッシュシステム
US5848432A (en) 1993-08-05 1998-12-08 Hitachi, Ltd. Data processor with variable types of cache memories
JPH0895857A (ja) * 1994-09-29 1996-04-12 Shikoku Nippon Denki Software Kk 入出力キャッシュ
US5732242A (en) 1995-03-24 1998-03-24 Silicon Graphics, Inc. Consistently specifying way destinations through prefetching hints
DE19713178A1 (de) * 1997-03-27 1998-10-01 Siemens Ag Schaltungsanordnung mit einem Prozessor und einem Datenspeicher
US7103794B2 (en) * 1998-06-08 2006-09-05 Cacheflow, Inc. Network object cache engine
US6122708A (en) * 1997-08-15 2000-09-19 Hewlett-Packard Company Data cache for use with streaming data
US6393526B1 (en) 1997-10-28 2002-05-21 Cache Plan, Inc. Shared cache parsing and pre-fetch
US6151662A (en) * 1997-12-02 2000-11-21 Advanced Micro Devices, Inc. Data transaction typing for improved caching and prefetching characteristics
US6202129B1 (en) * 1998-03-31 2001-03-13 Intel Corporation Shared cache structure for temporal and non-temporal information using indicative bits
EP1133731A1 (de) * 1998-11-25 2001-09-19 Fujitsu Siemens Computers GmbH Cache-speichereinrichtung
US6378042B1 (en) * 1999-08-11 2002-04-23 Fast-Chip, Inc. Caching associative memory
AU7728300A (en) * 1999-11-22 2001-06-04 Ericsson Inc. Buffer memories, methods and systems for buffering having seperate buffer memories for each of a plurality of tasks
JP2001273137A (ja) * 2000-03-28 2001-10-05 Toshiba Corp マイクロプロセッサ
US6668307B1 (en) * 2000-09-29 2003-12-23 Sun Microsystems, Inc. System and method for a software controlled cache
US6598124B1 (en) * 2000-09-29 2003-07-22 Sun Microsystems, Inc. System and method for identifying streaming-data
US6578111B1 (en) * 2000-09-29 2003-06-10 Sun Microsystems, Inc. Cache memory system and method for managing streaming-data
JP4116413B2 (ja) * 2002-12-11 2008-07-09 株式会社日立製作所 プリフェッチアプライアンスサーバ
US7284014B2 (en) 2003-04-07 2007-10-16 Hitachi, Ltd. Pre-fetch computer system
US7970998B2 (en) 2005-04-08 2011-06-28 Panasonic Corporation Parallel caches operating in exclusive address ranges
GB2425030A (en) * 2005-04-09 2006-10-11 Tenomichi Ltd Managed network render targets for routing graphical information
JP2008257508A (ja) * 2007-04-05 2008-10-23 Nec Electronics Corp キャッシュ制御方法およびキャッシュ装置並びにマイクロコンピュータ
US8312219B2 (en) 2009-03-02 2012-11-13 International Business Machines Corporation Hybrid caching techniques and garbage collection using hybrid caching techniques
CN102141905B (zh) * 2010-01-29 2015-02-25 上海芯豪微电子有限公司 一种处理器体系结构
US10114750B2 (en) 2012-01-23 2018-10-30 Qualcomm Incorporated Preventing the displacement of high temporal locality of reference data fill buffers
US10552329B2 (en) * 2014-12-23 2020-02-04 Prophetstor Data Services, Inc. SSD caching system for hybrid storage
US9772824B2 (en) 2015-03-25 2017-09-26 International Business Machines Corporation Program structure-based blocking
KR20160148952A (ko) * 2015-06-17 2016-12-27 에스케이하이닉스 주식회사 메모리 시스템 및 메모리 시스템의 동작 방법

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4437149A (en) * 1980-11-17 1984-03-13 International Business Machines Corporation Cache memory architecture with decoding
JPS5891570A (ja) * 1981-11-27 1983-05-31 Nec Corp 情報処理システム
US4594659A (en) * 1982-10-13 1986-06-10 Honeywell Information Systems Inc. Method and apparatus for prefetching instructions for a central execution pipeline unit
US4719568A (en) * 1982-12-30 1988-01-12 International Business Machines Corporation Hierarchical memory system including separate cache memories for storing data and instructions
US4701844A (en) * 1984-03-30 1987-10-20 Motorola Computer Systems, Inc. Dual cache for independent prefetch and execution units
CA1279731C (en) * 1986-06-27 1991-01-29 Ruby Bei-Loh Lee Cache memory with variable fetch and replacement schemes
US4928239A (en) * 1986-06-27 1990-05-22 Hewlett-Packard Company Cache memory with variable fetch and replacement schemes
US4853846A (en) * 1986-07-29 1989-08-01 Intel Corporation Bus expander with logic for virtualizing single cache control into dual channels with separate directories and prefetch for different processors
US4980823A (en) * 1987-06-22 1990-12-25 International Business Machines Corporation Sequential prefetching with deconfirmation
US4926323A (en) * 1988-03-03 1990-05-15 Advanced Micro Devices, Inc. Streamlined instruction processor

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE19943938B4 (de) * 1998-10-26 2014-05-22 Infineon Technologies Ag Dynamischer Daten-Vorabruf auf Basis eines Programmzähler- und Adressierungsmodus

Also Published As

Publication number Publication date
JPH04303248A (ja) 1992-10-27
DE69224084D1 (de) 1998-02-26
JP3425158B2 (ja) 2003-07-07
EP0496439A2 (de) 1992-07-29
EP0496439A3 (en) 1993-07-21
EP0496439B1 (de) 1998-01-21
US5822757A (en) 1998-10-13

Similar Documents

Publication Publication Date Title
DE69224084D1 (de) Rechneranordnung mit Mehrfachpufferdatencachespeicher und Verfahren dafür
DE69326491D1 (de) Datenprozessor mit einem Cachespeicher und Verfahren
DE69432133D1 (de) Datenprozessor mit Cache-Speicher
KR930701794A (ko) 데이타 프로세서 및 데이타 처리방법
DE69032384D1 (de) Datenpuffer
DE69120982D1 (de) Datenspeicher mit Cache-Speicher und Verfahren dafür
DE69231011D1 (de) Cachespeicher zur Verarbeitung von Befehlsdaten und Datenprozessor mit demselben
DE69221776D1 (de) Optisches Datenspeichersystem und -verfahren mit Mehrfachdatenoberfläche
DE69432878D1 (de) Informationsverarbeitungssystem mit Flash-Speicher und Cache-Speicher
DE69424610D1 (de) Datenverarbeitungs-anlage und -verfahren
DE69330334T2 (de) Informationsverarbeitungssystem des Notebooktyps mit Eingabestift
KR950004510U (ko) 멀티매디아 데이타 처리 장치
DE69613429D1 (de) Computersystem mit Griffeleingabe und Löschung
DE69211809D1 (de) Bilddatenverarbeitungsverfahren und -gerät
DE69324186T2 (de) Datenverwaltungsverfahren und -gerät
DE69229148T2 (de) Datenverarbeitungssystem und Verfahren
DE69433130D1 (de) Rechnersystem mit verändertem lokalen Datenbus
DE69321763D1 (de) Datenverarbeitungsverfahren und -vorrichtung
DE69132201T2 (de) Speicher-Anordnung und Verfahren mit Vorausholungspuffer
DE69231053D1 (de) Datenverarbeitungssystem und -methode
DE69229771T2 (de) Datenverarbeitungsverfahren und -vorrichtung
DE69230901D1 (de) Graphisches Datenverarbeitungssystem und -verfahren
DE69315192D1 (de) Datenverarbeitungssystem und -Verfahren mit einem erweitbaren Register
DE69232023T2 (de) Datenverarbeitungssystem mit Transaktionverarbeitungsanwendung
DE69319584T2 (de) Datenaufzeichnungssystem mit logischer überschreibfähigkeit

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: KONINKLIJKE PHILIPS ELECTRONICS N.V., EINDHOVEN, N

8328 Change in the person/name/address of the agent

Representative=s name: VOLMER, G., DIPL.-ING., PAT.-ANW., 52066 AACHEN

8339 Ceased/non-payment of the annual fee