DE69301225T2 - Verfahren und Schaltung zum Durchbrennen von Sicherung in einen integrierten Schaltkreis - Google Patents

Verfahren und Schaltung zum Durchbrennen von Sicherung in einen integrierten Schaltkreis

Info

Publication number
DE69301225T2
DE69301225T2 DE69301225T DE69301225T DE69301225T2 DE 69301225 T2 DE69301225 T2 DE 69301225T2 DE 69301225 T DE69301225 T DE 69301225T DE 69301225 T DE69301225 T DE 69301225T DE 69301225 T2 DE69301225 T2 DE 69301225T2
Authority
DE
Germany
Prior art keywords
circuit
fuse
blowing
integrated circuit
integrated
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69301225T
Other languages
English (en)
Other versions
DE69301225D1 (de
Inventor
Jacek Kowalski
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Gemplus SA
Original Assignee
Gemplus Card International SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Gemplus Card International SA filed Critical Gemplus Card International SA
Publication of DE69301225D1 publication Critical patent/DE69301225D1/de
Application granted granted Critical
Publication of DE69301225T2 publication Critical patent/DE69301225T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
    • G11C17/14—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM
    • G11C17/18—Auxiliary circuits, e.g. for writing into memory
DE69301225T 1992-11-18 1993-11-15 Verfahren und Schaltung zum Durchbrennen von Sicherung in einen integrierten Schaltkreis Expired - Fee Related DE69301225T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR9213831A FR2698222B1 (fr) 1992-11-18 1992-11-18 Procédé et circuit de claquage de fusible dans un circuit intégré.

Publications (2)

Publication Number Publication Date
DE69301225D1 DE69301225D1 (de) 1996-02-15
DE69301225T2 true DE69301225T2 (de) 1996-09-05

Family

ID=9435635

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69301225T Expired - Fee Related DE69301225T2 (de) 1992-11-18 1993-11-15 Verfahren und Schaltung zum Durchbrennen von Sicherung in einen integrierten Schaltkreis

Country Status (6)

Country Link
US (1) US5448187A (de)
EP (1) EP0598654B1 (de)
JP (1) JP2641151B2 (de)
DE (1) DE69301225T2 (de)
ES (1) ES2086909T3 (de)
FR (1) FR2698222B1 (de)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6856186B2 (en) 2000-12-20 2005-02-15 Infineon Technologies Ag Circuit configuration for level boosting, in particular for driving a programmable link

Families Citing this family (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5583819A (en) * 1995-01-27 1996-12-10 Single Chip Holdings, Inc. Apparatus and method of use of radiofrequency identification tags
US5680360A (en) * 1995-06-06 1997-10-21 Integrated Device Technology, Inc. Circuits for improving the reliablity of antifuses in integrated circuits
US5677888A (en) * 1995-06-06 1997-10-14 Integrated Device Technology, Inc. Redundancy circuit for programmable integrated circuits
US5741720A (en) * 1995-10-04 1998-04-21 Actel Corporation Method of programming an improved metal-to-metal via-type antifuse
FR2739737B1 (fr) * 1995-10-09 1997-11-21 Inside Technologies Perfectionnements aux cartes a memoire
FR2739706B1 (fr) * 1995-10-09 1997-11-21 Inside Technologies Perfectionnements aux cartes a memoire
US5631862A (en) * 1996-03-05 1997-05-20 Micron Technology, Inc. Self current limiting antifuse circuit
US5712577A (en) * 1996-04-18 1998-01-27 Electronics And Telecommunications Research Institute Anti-fuse programming circuit for user programmable integrated
US5734617A (en) * 1996-08-01 1998-03-31 Micron Technology Corporation Shared pull-up and selection circuitry for programmable cells such as antifuse cells
US5668751A (en) * 1996-08-01 1997-09-16 Micron Technology, Inc. Antifuse programming method and apparatus
US5742555A (en) 1996-08-20 1998-04-21 Micron Technology, Inc. Method of anti-fuse repair
US5838625A (en) * 1996-10-29 1998-11-17 Micron Technology, Inc. Anti-fuse programming path
US5859562A (en) * 1996-12-24 1999-01-12 Actel Corporation Programming circuit for antifuses using bipolar and SCR devices
US6104209A (en) * 1998-08-27 2000-08-15 Micron Technology, Inc. Low skew differential receiver with disable feature
US5953276A (en) * 1997-12-18 1999-09-14 Micron Technology, Inc. Fully-differential amplifier
JP3670449B2 (ja) * 1997-07-09 2005-07-13 株式会社東芝 半導体装置
US6212482B1 (en) 1998-03-06 2001-04-03 Micron Technology, Inc. Circuit and method for specifying performance parameters in integrated circuits
KR100321169B1 (ko) * 1998-06-30 2002-05-13 박종섭 앤티퓨즈의프로그래밍회로
US6836000B1 (en) * 2000-03-01 2004-12-28 Micron Technology, Inc. Antifuse structure and method of use
US6327178B1 (en) * 2000-07-18 2001-12-04 Micron Technology, Inc. Programmable circuit and its method of operation
US6420925B1 (en) * 2001-01-09 2002-07-16 International Business Machines Corporation Programmable latch device with integrated programmable element
US6549064B2 (en) 2001-02-12 2003-04-15 Matrics, Inc. Efficient charge pump apparatus
KR100528480B1 (ko) * 2003-12-09 2005-11-15 삼성전자주식회사 반도체장치의 전기적 퓨즈 회로
JP4772328B2 (ja) * 2005-01-13 2011-09-14 株式会社東芝 不揮発性半導体記憶装置
JP4946260B2 (ja) * 2006-08-16 2012-06-06 富士通セミコンダクター株式会社 アンチヒューズ書込電圧発生回路を内蔵する半導体メモリ装置
JP2009277291A (ja) * 2008-05-14 2009-11-26 Toshiba Corp 不揮発性半導体記憶装置
US8310367B1 (en) 2009-05-18 2012-11-13 Empire Technology Development Llc Methods of implanting electronics in objects and objects with implanted electronics
US8050129B2 (en) * 2009-06-25 2011-11-01 Mediatek Inc. E-fuse apparatus for controlling reference voltage required for programming/reading e-fuse macro in an integrated circuit via switch device in the same integrated circuit
JP6044294B2 (ja) * 2012-11-19 2016-12-14 富士通セミコンダクター株式会社 半導体装置、半導体装置の製造方法およびヒューズ切断方法
JP7185573B2 (ja) * 2019-03-22 2022-12-07 タワー パートナーズ セミコンダクター株式会社 半導体装置

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4122547A (en) * 1977-08-09 1978-10-24 Harris Corporation Complementary FET drivers for programmable memories
US4783763A (en) * 1985-12-23 1988-11-08 North American Philips Corp., Signetics Division Field-programmable device with buffer between programmable circuit
FR2608826B1 (fr) * 1986-12-19 1989-03-17 Eurotechnique Sa Circuit integre comportant des elements d'aiguillage vers des elements de redondance dans une memoire
US4820941A (en) * 1988-02-01 1989-04-11 Texas Instruments Incorporated Decoder driver circuit for programming high-capacitance lines
JPH0793022B2 (ja) * 1988-12-24 1995-10-09 株式会社東芝 半導体メモリ集積回路
FR2655761B1 (fr) * 1989-12-07 1992-12-31 Sgs Thomson Microelectronics Circuit de generation de tension de programmation pour memoire programmable.
FR2655762B1 (fr) * 1989-12-07 1992-01-17 Sgs Thomson Microelectronics Fusible mos a claquage d'oxyde tunnel programmable.
US5146307A (en) * 1989-12-27 1992-09-08 Texas Instruments Incorporated Fuse having a dielectric layer between sloped insulator sidewalls
US5126282A (en) * 1990-05-16 1992-06-30 Actel Corporation Methods of reducing anti-fuse resistance during programming
US5194759A (en) * 1990-05-18 1993-03-16 Actel Corporation Methods for preventing disturbance of antifuses during programming
FR2672434A1 (fr) * 1991-01-31 1992-08-07 Gemplus Card Int Fusible mos a claquage d'oxyde.
FR2674060B1 (fr) * 1991-03-14 1993-05-28 Gemplus Card Int Procede de programmation pour memoire integree, notamment pour carte a memoire.
US5327024A (en) * 1992-07-02 1994-07-05 Quicklogic Corporation Field programmable antifuse device and programming method therefor
US5301159A (en) * 1993-02-05 1994-04-05 Micron Technology, Inc. Anti-fuse circuit and method wherein the read operation and programming operation are reversed

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6856186B2 (en) 2000-12-20 2005-02-15 Infineon Technologies Ag Circuit configuration for level boosting, in particular for driving a programmable link

Also Published As

Publication number Publication date
JPH077080A (ja) 1995-01-10
JP2641151B2 (ja) 1997-08-13
FR2698222B1 (fr) 1994-12-16
DE69301225D1 (de) 1996-02-15
EP0598654A1 (de) 1994-05-25
FR2698222A1 (fr) 1994-05-20
ES2086909T3 (es) 1996-07-01
EP0598654B1 (de) 1996-01-03
US5448187A (en) 1995-09-05

Similar Documents

Publication Publication Date Title
DE69301225D1 (de) Verfahren und Schaltung zum Durchbrennen von Sicherung in einen integrierten Schaltkreis
DE69329502T2 (de) Verfahren zum Montieren von Chip-Bauteilen und Gerät dafür
DE69404674D1 (de) Speicherkarte und verfahren zum betrieb
DE69127835T2 (de) Verfahren und Einrichtung zum Vergleichen von Mustern
DE69534441D1 (de) System und Verfahren zum Verkaufen von elektronischen Wertkarten
DE69430474T2 (de) Verfahren und gerät zum verbinden von metallstücken
DE59309320D1 (de) Verfahren und Schaltungsanordnung zum Prüfen einer Wertkarte
DE59309711D1 (de) Verfahren und Vorrichtung zum Sortieren von Flaschen
DE69401291D1 (de) Integrierte Schaltung für Speicherkarte und Verfahren zum Abzählen der Einheiten in einer Speicherkarte
DE69205217D1 (de) Vorrichtung und Verfahren zum Zusammenbau von Schaltungsstrukturen.
DE69414476D1 (de) Verfahren zum Verpacken elektronischer Schaltkreiskomponenten und verpackte Schaltkreisanordnung
DE69132520T2 (de) Vorrichtung und Verfahren zum Unterscheiden von Münzen
DE59405572D1 (de) Verfahren und Vorrichtung zum Freiblasen von Förderleitungen
DE69533567D1 (de) Vorrichtung und Verfahren zum Auffinden von False-Timing-Paths in digitalen Schaltkreisen
DE69207184D1 (de) Vorrichtung und verfahren zum automatisierten seitenlayout von text undgraphischen elementen
DE69414744D1 (de) Verfahren und Schaltung zum Konfigurieren von Eingang/Ausgangsanordnungen
DE69124710T2 (de) Vorrichtung und Verfahren zum Ausgeben von Zeichen
DE69629540D1 (de) Verfahren und Gerät zum Sortieren von Elementen
DE59402970D1 (de) Verfahren und Vorrichtung zum Einführen von Zigaretten in Verpackungen
DE69401227D1 (de) Verfahren und Vorrichtung zum Zusammenschalten von elektrischen Schaltungen
DE69423170D1 (de) System und Verfahren zum Schaltungsentwurf
DE19526749B8 (de) Schaltkreis und Verfahren zur Verringerung von Eigenecho in einem Empfangssignalpfad
DE69501662D1 (de) Verfahren und Schaltung zum Testen von integriertem Speicher
DE59209033D1 (de) Verfahren und Vorrichtung zum Prüfen von Münzen
DE59306968D1 (de) Verfahren und Schaltungsanordnung zum Darstellen von Zeichen mit Umrandung

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee