DE69302113D1 - Bus um Erweiterungskarten mit einer Datenverarbeitungsanordnung zu verbinden und Testverfahren - Google Patents

Bus um Erweiterungskarten mit einer Datenverarbeitungsanordnung zu verbinden und Testverfahren

Info

Publication number
DE69302113D1
DE69302113D1 DE69302113T DE69302113T DE69302113D1 DE 69302113 D1 DE69302113 D1 DE 69302113D1 DE 69302113 T DE69302113 T DE 69302113T DE 69302113 T DE69302113 T DE 69302113T DE 69302113 D1 DE69302113 D1 DE 69302113D1
Authority
DE
Germany
Prior art keywords
bus
data processing
test procedure
processing arrangement
expansion cards
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69302113T
Other languages
English (en)
Other versions
DE69302113T2 (de
Inventor
Philippe Boccon-Gibod
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
HP Inc
Original Assignee
Hewlett Packard Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hewlett Packard Co filed Critical Hewlett Packard Co
Publication of DE69302113D1 publication Critical patent/DE69302113D1/de
Application granted granted Critical
Publication of DE69302113T2 publication Critical patent/DE69302113T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4208—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus
    • G06F13/4213—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus with asynchronous protocol
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0646—Configuration or reconfiguration
    • G06F12/0684—Configuration or reconfiguration with feedback, e.g. presence or absence of unit detected by addressing, overflow detection
DE69302113T 1992-02-13 1993-02-10 Bus um Erweiterungskarten mit einer Datenverarbeitungsanordnung zu verbinden und Testverfahren Expired - Fee Related DE69302113T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR9201849A FR2687489A1 (fr) 1992-02-13 1992-02-13 Bus de connexion de cartes d'extension a un systeme informatique et procede de test.

Publications (2)

Publication Number Publication Date
DE69302113D1 true DE69302113D1 (de) 1996-05-15
DE69302113T2 DE69302113T2 (de) 1996-08-29

Family

ID=9426776

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69302113T Expired - Fee Related DE69302113T2 (de) 1992-02-13 1993-02-10 Bus um Erweiterungskarten mit einer Datenverarbeitungsanordnung zu verbinden und Testverfahren

Country Status (5)

Country Link
US (1) US5797032A (de)
EP (1) EP0556138B1 (de)
JP (1) JPH06103220A (de)
DE (1) DE69302113T2 (de)
FR (1) FR2687489A1 (de)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6065081A (en) * 1998-04-29 2000-05-16 Compact Computer Corp. Administrator controlled architecture for disabling add-in card slots
US6715013B1 (en) 1999-08-16 2004-03-30 Hewlett-Packard Development Company, L.P. Bus system having improved control process
US11068773B2 (en) * 2019-07-11 2021-07-20 Capital One Services, Llc Memory management in memory augmented deep neural networks

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4321667A (en) * 1979-10-31 1982-03-23 International Business Machines Corp. Add-on programs with code verification and control
US5038320A (en) * 1987-03-13 1991-08-06 International Business Machines Corp. Computer system with automatic initialization of pluggable option cards
US5111423A (en) * 1988-07-21 1992-05-05 Altera Corporation Programmable interface for computer system peripheral circuit card
US5450570A (en) * 1988-09-09 1995-09-12 Compaq Computer Corp. Computer implemented method and apparatus for dynamic configuration of a computer system and circuit boards including computer resource allocation conflict resolution
US5257387A (en) * 1988-09-09 1993-10-26 Compaq Computer Corporation Computer implemented method and apparatus for dynamic and automatic configuration of a computer system and circuit boards including computer resource allocation conflict resolution
US4999805A (en) * 1988-09-09 1991-03-12 Compaa Computer Corporation Extended input/output circuit board addressing system
US5353432A (en) * 1988-09-09 1994-10-04 Compaq Computer Corporation Interactive method for configuration of computer system and circuit boards with user specification of system resources and computer resolution of resource conflicts
US5263148A (en) * 1988-09-09 1993-11-16 Compaq Computer Corporation Method and apparatus for configuration of computer system and circuit boards
US5138706A (en) * 1989-02-21 1992-08-11 Compaq Computer Corporation Password protected enhancement configuration register for addressing an increased number of adapter circuit boards with target machine emulation capabilities
FR2655446A1 (fr) * 1989-12-05 1991-06-07 Portenseigne Radiotechnique Dispositif pour transferer des donnees.
JP2547654B2 (ja) * 1990-06-29 1996-10-23 三洋電機株式会社 データ処理装置
US5237690A (en) * 1990-07-06 1993-08-17 International Business Machines Corporation System for testing adaptor card upon power up and having disablement, enablement, and reconfiguration options
US5109517A (en) * 1990-10-09 1992-04-28 Ast Research, Inc. System for selectively controlling slots in an IBM-AT/NEC 9801 dual-compatible computer

Also Published As

Publication number Publication date
FR2687489A1 (fr) 1993-08-20
EP0556138B1 (de) 1996-04-10
JPH06103220A (ja) 1994-04-15
US5797032A (en) 1998-08-18
DE69302113T2 (de) 1996-08-29
EP0556138A1 (de) 1993-08-18

Similar Documents

Publication Publication Date Title
DE68925763T2 (de) Verbindungs- und Zugriffsarbitrierungsanordnung für Multiprozessorsystem
DE69133565D1 (de) System mit einer Vielzahl von DRAMS und einem Bus
DE68927626T2 (de) Hierarchisches Mehrfachbus-Computersystem
DE3752287D1 (de) Registerzuweisung in einer Informationsverarbeitungsvorrichtung
DE69027485D1 (de) Elektronisches graphisches System
DE68925474T2 (de) Verriegelungsrechnersysteme
DE69028989D1 (de) Verbessertes verbindungssystem für baupaneele und -platten
DE69032468T2 (de) Uhrensynchronisation in einem rechnersystem
DE68925565T2 (de) Hausbus-Informationssystem
DE69031705T2 (de) Zum Anschluss einer Erweiterungseinheit geeignetes Rechnersystem
DE69120586D1 (de) Rechnersystem mit synchronem Bus
DE69604331T2 (de) Verbindermodul mit Zugang zu Test- und Anschlusszwecken
EP0523337A3 (en) Self-scheduling parallel computer system and method
DE69433130D1 (de) Rechnersystem mit verändertem lokalen Datenbus
DE69715525D1 (de) Verfahren und System um Datenstrukturen zu vereinigen
IL99740A0 (en) Means for connecting cpu boards to a radial and parallel bus structure
DE69026740D1 (de) Fehler absorbierendes System in einem neuronalen Rechner
DE69618325D1 (de) System für die Synchronization und Integrität von Passwörter in einer DCE Umgebung
DE69302113T2 (de) Bus um Erweiterungskarten mit einer Datenverarbeitungsanordnung zu verbinden und Testverfahren
DE69125815D1 (de) Anordnung und Verfahren zu einer variablen Datenzuweisung
DE3874477D1 (de) Datenbus in einer kontur- und/oder ausmassmessvorrichtung.
DE69026026T2 (de) Elektronisches graphisches System
FI941288A0 (fi) Tietokonejärjestelmiin liittyvä menetelmä ja järjestely
DE59401146D1 (de) Busleitungsstecker und Busleitung
DE68929342T2 (de) Dateneingangssystem

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee