DE69303011T2 - Anordnung und verfahren zur rückstellung eines microprozessorsystems. - Google Patents

Anordnung und verfahren zur rückstellung eines microprozessorsystems.

Info

Publication number: DE69303011T2
Authority: DE; Germany
Prior art keywords: resetting; arrangement; microprocessor system; microprocessor
Prior art date: 1992-03-02
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.): Expired - Lifetime

Application number

DE69303011T

Other languages

English (en)

Other versions

DE69303011D1 (de

Inventor

Yoshiyuki Miyayama

Akira Nakada

Jun Nakamura

Shoichiro Kasahara

Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)

Seiko Epson Corp

Hudson Soft Co Ltd

Original Assignee

Seiko Epson Corp

Hudson Soft Co Ltd

Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)

1992-03-02

Filing date

1993-03-02

Publication date

1996-10-02

1993-03-02 Application filed by Seiko Epson Corp, Hudson Soft Co Ltd filed Critical Seiko Epson Corp

1996-07-11 Application granted granted Critical

1996-07-11 Publication of DE69303011D1 publication Critical patent/DE69303011D1/de

1996-10-02 Publication of DE69303011T2 publication Critical patent/DE69303011T2/de

2013-03-03 Anticipated expiration legal-status Critical

Status Expired - Lifetime legal-status Critical Current

Links

Classifications

- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/24—Resetting means

DE69303011T 1992-03-02 1993-03-02 Anordnung und verfahren zur rückstellung eines microprozessorsystems. Expired - Lifetime DE69303011T2 (de)

Applications Claiming Priority (2)

Application Number	Priority Date	Filing Date	Title
US07/844,494 US5297287A (en)	1992-03-02	1992-03-02	System and method for resetting a microprocessor system
PCT/JP1993/000258 WO1993018447A1 (en)	1992-03-02	1993-03-02	System and method for resetting a microprocessor system

Publications (2)

Publication Number	Publication Date
DE69303011D1 DE69303011D1 (de)	1996-07-11
DE69303011T2 true DE69303011T2 (de)	1996-10-02

Family

ID=25292867

Family Applications (1)

Application Number	Title	Priority Date	Filing Date
DE69303011T Expired - Lifetime DE69303011T2 (de)	1992-03-02	1993-03-02	Anordnung und verfahren zur rückstellung eines microprozessorsystems.

Country Status (7)

Country	Link
US (1)	US5297287A (de)
EP (1)	EP0629301B1 (de)
JP (1)	JPH07505241A (de)
KR (1)	KR950700568A (de)
CA (1)	CA2130935C (de)
DE (1)	DE69303011T2 (de)
WO (1)	WO1993018447A1 (de)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number	Priority date	Publication date	Assignee	Title
US5758185A (en) *	1992-10-01	1998-05-26	Hudson Soft Co. Ltd.	Method for resetting a system controlled by a CPU and having a semi-autonomous IC unit
JP3355879B2 (ja) *	1995-08-01	2002-12-09	株式会社デンソー	制御回路
KR100201418B1 (ko) *	1996-05-11	1999-06-15	이계철	자동 리셋 회로
DE19627362C2 (de) *	1996-07-06	1998-11-26	Bosch Gmbh Robert	Schaltung zur Initialisierung und Überwachung eines Mikroprozessors
US5825708A (en) *	1997-11-18	1998-10-20	Western Digital Corporation	Control system for allowing multiple chips of a disk drive to safely assert and de-assert a reset signal on a reset line
US6924901B1 (en) *	1999-05-10	2005-08-02	Canon Kabushiki Kaisha	Communication system, image forming apparatus, initialization method, trouble compensation method and storage medium
US6691146B1 (en)	1999-05-19	2004-02-10	International Business Machines Corporation	Logical partition manager and method
US6959291B1 (en)	1999-05-19	2005-10-25	International Business Machines Corporation	Management of a concurrent use license in a logically-partitioned computer
US6681240B1 (en)	1999-05-19	2004-01-20	International Business Machines Corporation	Apparatus and method for specifying maximum interactive performance in a logical partition of a computer system independently from the maximum interactive performance in other partitions
US6467007B1 (en) *	1999-05-19	2002-10-15	International Business Machines Corporation	Processor reset generated via memory access interrupt
JP4817490B2 (ja) *	2000-12-19	2011-11-16	株式会社ニューギン	パチンコ遊技機
JP4698854B2 (ja) *	2001-02-20	2011-06-08	株式会社ニューギン	パチンコ遊技機
JP4353081B2 (ja) *	2004-11-29	2009-10-28	セイコーエプソン株式会社	電子機器及びその制御方法
CN109361368A (zh) *	2018-12-14	2019-02-19	无锡思泰迪半导体有限公司	一种带复位功能的集成比较器的滤波器及其控制方法

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number	Priority date	Publication date	Assignee	Title
US4228496A (en) *	1976-09-07	1980-10-14	Tandem Computers Incorporated	Multiprocessor system
US4403288A (en) *	1981-09-28	1983-09-06	International Business Machines Corporation	Methods and apparatus for resetting peripheral devices addressable as a plurality of logical devices
US4799140A (en) *	1986-03-06	1989-01-17	Orbital Sciences Corporation Ii	Majority vote sequencer

1992
- 1992-03-02 US US07/844,494 patent/US5297287A/en not_active Expired - Lifetime
1993
- 1993-03-02 CA CA002130935A patent/CA2130935C/en not_active Expired - Fee Related
- 1993-03-02 WO PCT/JP1993/000258 patent/WO1993018447A1/en active IP Right Grant
- 1993-03-02 JP JP5515522A patent/JPH07505241A/ja active Pending
- 1993-03-02 EP EP93904370A patent/EP0629301B1/de not_active Expired - Lifetime
- 1993-03-02 DE DE69303011T patent/DE69303011T2/de not_active Expired - Lifetime
1994
- 1994-08-30 KR KR1019940703043A patent/KR950700568A/ko not_active Application Discontinuation

Also Published As

Publication number	Publication date
EP0629301A1 (de)	1994-12-21
US5297287A (en)	1994-03-22
CA2130935C (en)	1998-06-16
JPH07505241A (ja)	1995-06-08
WO1993018447A1 (en)	1993-09-16
DE69303011D1 (de)	1996-07-11
CA2130935A1 (en)	1993-09-03
KR950700568A (ko)	1995-01-16
EP0629301B1 (de)	1996-06-05

Similar Documents

Publication	Publication Date	Title
DE68914206D1 (de)	1994-05-05	Verfahren und System zur Verbesserung eines digitalisierten Bildes.
DE69130329D1 (de)	1998-11-12	System und verfahren zur codierung eines zeilensprunghalbbildes
DE59108489D1 (de)	1997-02-27	Verfahren und Vorrichtung zur Überprüfung eines Katalysators
DE69208345T2 (de)	1996-09-19	Verfahren und Vorrichtung zur Sicherung eines Gleiskettengelenks
DE69414105T2 (de)	1999-06-02	Vorrichtung und verfahren zur automatischen erkennung und konfiguration eines peripheriegeräts
DE59410458D1 (de)	2008-10-02	Verfahren und Anordnung zur Uberprüfung eines Sicherheitsabdruckes
DE69431306T2 (de)	2003-05-15	Datennetzgestütztes zahlungssystem und verfahren zum gebrauch eines derartigen systems
DE69524031D1 (de)	2002-01-03	Verfahren und Einrichtung zur Prüfung der Gültigkeit des Betriebs eines Systems
DE69218943D1 (de)	1997-05-15	Verfahren und System zur Entwicklung eines Schneidwerkzeuges
DE69700728T2 (de)	2000-06-21	Verfahren und Vorrichtung zur Lageerhaltung eines Satelliten
DE69632566D1 (de)	2004-07-01	Verfahren und vorrichtung zur synchronisierung eines spreizcodes
DE69423306D1 (de)	2000-04-13	Vorrichtung und Verfahren zur Auswahl eines Schriftensatzes
DE59503972D1 (de)	1998-11-26	Vorrichtung und Verfahren zur Beeinflussung eines Ventils
DE69422845D1 (de)	2000-03-09	Vorrichtung und Verfahren zur Koordinateneingabe
DE69303011T2 (de)	1996-10-02	Anordnung und verfahren zur rückstellung eines microprozessorsystems.
DE69510258D1 (de)	1999-07-22	System und Verfahren zur Übertragung eines Rechnerobjektes
DE69406886D1 (de)	1998-01-02	Verfahren und Vorrichtung zur geometrischen Kontrolle eines Fahrzeugs
DE69506382D1 (de)	1999-01-14	Verfahren und vorrichtung zur dosierung eines gasförmigen brennstoffs
DE69424344T2 (de)	2000-12-07	Verfahren und System eines numerischen Prozessors
DE69327924D1 (de)	2000-04-06	Verfahren zur automatischen Initialisierung eines Mikroprozessorsystems und entsprechendes System
DE69303266T2 (de)	1996-12-12	Verfahren und Vorrichtung zur Regenerierung eines Reduktionsmittel
ATA126394A (de)	1997-07-15	Verfahren und vorrichtung zur herstellung eines schotterlosen gleisoberbaus
DE69428031D1 (de)	2001-09-27	Verfahren zur bezeichnung eines gebietes
DE69018086T2 (de)	1995-09-14	Verfahren und anordnung zur kühlung eines gebäudes.
DE59408807D1 (de)	1999-11-11	Verfahren und anordnung zur elektromagnetischen detektion eines objektes

Legal Events

Date	Code	Title	Description
1997-07-03	8364	No opposition during term of opposition