DE69323290D1 - Netzwerkanpassungseinrichtung mit Hauptrechnerindikationoptimierung - Google Patents

Netzwerkanpassungseinrichtung mit Hauptrechnerindikationoptimierung

Info

Publication number
DE69323290D1
DE69323290D1 DE69323290T DE69323290T DE69323290D1 DE 69323290 D1 DE69323290 D1 DE 69323290D1 DE 69323290 T DE69323290 T DE 69323290T DE 69323290 T DE69323290 T DE 69323290T DE 69323290 D1 DE69323290 D1 DE 69323290D1
Authority
DE
Germany
Prior art keywords
network adapter
data frame
network
host processor
transfer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69323290T
Other languages
English (en)
Other versions
DE69323290T2 (de
Inventor
Brian Petersen
W Sherer
David Brown
Lai-Chin Lo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
3Com Corp
Original Assignee
3Com Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=25444580&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=DE69323290(D1) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by 3Com Corp filed Critical 3Com Corp
Application granted granted Critical
Publication of DE69323290D1 publication Critical patent/DE69323290D1/de
Publication of DE69323290T2 publication Critical patent/DE69323290T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/124—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine
    • G06F13/128—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine for dedicated transfers to a network
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
    • H04L9/40—Network security protocols
DE69323290T 1992-07-28 1993-07-27 Netzwerkanpassungseinrichtung mit Hauptrechnerindikationoptimierung Expired - Lifetime DE69323290T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US07/920,898 US5307459A (en) 1992-07-28 1992-07-28 Network adapter with host indication optimization
PCT/US1993/007056 WO1994002900A1 (en) 1992-07-28 1993-07-27 Network adapter with host indication optimization

Publications (2)

Publication Number Publication Date
DE69323290D1 true DE69323290D1 (de) 1999-03-11
DE69323290T2 DE69323290T2 (de) 1999-09-09

Family

ID=25444580

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69323290T Expired - Lifetime DE69323290T2 (de) 1992-07-28 1993-07-27 Netzwerkanpassungseinrichtung mit Hauptrechnerindikationoptimierung

Country Status (8)

Country Link
US (1) US5307459A (de)
EP (1) EP0607412B1 (de)
JP (1) JPH06511584A (de)
AT (1) ATE176340T1 (de)
AU (1) AU659031B2 (de)
CA (1) CA2119153C (de)
DE (1) DE69323290T2 (de)
WO (1) WO1994002900A1 (de)

Families Citing this family (61)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5412782A (en) 1992-07-02 1995-05-02 3Com Corporation Programmed I/O ethernet adapter with early interrupts for accelerating data transfer
US5659690A (en) * 1992-10-15 1997-08-19 Adaptec, Inc. Programmably configurable host adapter integrated circuit including a RISC processor
US5754764A (en) * 1994-02-22 1998-05-19 National Semiconductor Corp. Combination of input output circuitry and local area network systems
US5983275A (en) * 1994-05-04 1999-11-09 Cirrus Logic, Inc. Apparatus for and method of providing interrupts to a host processor in a frame receiving system
US5717932A (en) * 1994-11-04 1998-02-10 Texas Instruments Incorporated Data transfer interrupt pacing
US6351780B1 (en) * 1994-11-21 2002-02-26 Cirrus Logic, Inc. Network controller using held data frame monitor and decision logic for automatically engaging DMA data transfer when buffer overflow is anticipated
US5659794A (en) * 1995-03-31 1997-08-19 Unisys Corporation System architecture for improved network input/output processing
US5754866A (en) * 1995-05-08 1998-05-19 Nvidia Corporation Delayed interrupts with a FIFO in an improved input/output architecture
US5740448A (en) * 1995-07-07 1998-04-14 Sun Microsystems, Inc. Method and apparatus for exclusive access to shared data structures through index referenced buffers
US5752078A (en) * 1995-07-10 1998-05-12 International Business Machines Corporation System for minimizing latency data reception and handling data packet error if detected while transferring data packet from adapter memory to host memory
US5944804A (en) * 1995-09-11 1999-08-31 Intel Corporation Super pipelined architecture for transmit flow in a network controller
US6076117A (en) * 1995-11-13 2000-06-13 Billings; Roger E. Packet merging hub system for sequentially merging received data in a network hub into data packets before broadcasting to a plurality of destination computers
US5829042A (en) 1996-02-15 1998-10-27 Hewlett-Packard Company Prefetch operation for network peripheral device having shared memory
GB9606834D0 (en) * 1996-03-30 1996-06-05 Int Computers Ltd Inter-processor communication
US5764896A (en) * 1996-06-28 1998-06-09 Compaq Computer Corporation Method and system for reducing transfer latency when transferring data from a network to a computer system
US5935220A (en) * 1996-08-09 1999-08-10 Motorola Inc. Apparatus and method for high speed data and command transfer over an interface
US6115775A (en) * 1996-09-12 2000-09-05 Digital Equipment Corporation Method and apparatus for performing interrupt frequency mitigation in a network node
JP3196681B2 (ja) * 1997-03-13 2001-08-06 ヤマハ株式会社 通信データ一時記憶装置
US6611537B1 (en) * 1997-05-30 2003-08-26 Centillium Communications, Inc. Synchronous network for digital media streams
US6167480A (en) * 1997-06-25 2000-12-26 Advanced Micro Devices, Inc. Information packet reception indicator for reducing the utilization of a host system processor unit
US6304911B1 (en) * 1997-06-25 2001-10-16 Advanced Micro Devices, Inc. Information packet reception indicator for reducing the utilization of a host system processor unit
US6256677B1 (en) * 1997-12-16 2001-07-03 Silicon Graphics, Inc. Message buffering for a computer-based network
US6970419B1 (en) 1998-08-07 2005-11-29 Nortel Networks Limited Method and apparatus for preserving frame ordering across aggregated links between source and destination nodes
US6381218B1 (en) 1998-09-11 2002-04-30 Compaq Computer Corporation Network controller system that uses directed heartbeat packets
US6272113B1 (en) 1998-09-11 2001-08-07 Compaq Computer Corporation Network controller system that uses multicast heartbeat packets
US6229538B1 (en) 1998-09-11 2001-05-08 Compaq Computer Corporation Port-centric graphic representations of network controllers
US6487606B1 (en) * 1998-11-18 2002-11-26 Nortel Networks Limited System and method for delivering messages through a totem communications system
US6430628B1 (en) * 1998-12-08 2002-08-06 Intel Corporation Method and apparatus for reducing direct memory access transfers using smart coalescing
US6212594B1 (en) * 1999-01-29 2001-04-03 Sun Microsystems, Inc. Timer with fixed and programmable interrupt periods
US6680940B1 (en) 1999-05-19 2004-01-20 3Com Corporation System for transporting ethernet frames over very high speed digital subscriber lines
US6608834B1 (en) * 1999-05-26 2003-08-19 3 Com Corporation System for encapsulating Ethernet frames over very high speed digital subscriber lines
US6631434B1 (en) * 1999-11-15 2003-10-07 Hewlett-Packard Development Company, L.P. Dynamic early indication system for a computer
US6629290B1 (en) * 1999-12-29 2003-09-30 Advanced Micro Devices, Inc. Method and apparatus for automatic transmit verification
US8160863B2 (en) * 2000-03-28 2012-04-17 Ionipas Transfer Company, Llc System and method for connecting a logic circuit simulation to a network
USRE42227E1 (en) 2000-03-28 2011-03-15 Ionipas Transfer Company, Llc Apparatus and method for connecting hardware to a circuit simulation
US7266490B2 (en) 2000-12-28 2007-09-04 Robert Marc Zeidman Apparatus and method for connecting hardware to a circuit simulation
US8363744B2 (en) 2001-06-10 2013-01-29 Aloft Media, Llc Method and system for robust, secure, and high-efficiency voice and packet transmission over ad-hoc, mesh, and MIMO communication networks
DE60029447D1 (de) 2000-10-06 2006-08-31 St Microelectronics Srl Ein Prozess zur Schnittstellenbildung zwischen einem Mikroprozessor und einem paketorientierten Gerät und System dazu
US20070016396A9 (en) * 2000-12-28 2007-01-18 Zeidman Robert M Apparatus and method for connecting a hardware emulator to a computer peripheral
US6829660B2 (en) * 2001-12-12 2004-12-07 Emulex Design & Manufacturing Corporation Supercharge message exchanger
US7400639B2 (en) * 2003-08-07 2008-07-15 Intel Corporation Method, system, and article of manufacture for utilizing host memory from an offload adapter
US7543142B2 (en) 2003-12-19 2009-06-02 Intel Corporation Method and apparatus for performing an authentication after cipher operation in a network processor
US7512945B2 (en) 2003-12-29 2009-03-31 Intel Corporation Method and apparatus for scheduling the processing of commands for execution by cryptographic algorithm cores in a programmable network processor
US20050149744A1 (en) * 2003-12-29 2005-07-07 Intel Corporation Network processor having cryptographic processing including an authentication buffer
US7529924B2 (en) * 2003-12-30 2009-05-05 Intel Corporation Method and apparatus for aligning ciphered data
US7461183B2 (en) * 2004-08-03 2008-12-02 Lsi Corporation Method of processing a context for execution
US20070115916A1 (en) * 2005-11-07 2007-05-24 Samsung Electronics Co., Ltd. Method and system for optimizing a network based on a performance knowledge base
US7751169B2 (en) 2006-10-02 2010-07-06 Harris Stratex Networks Operating Corporation Signal distribution and surge detection and protection module and method
ATE506784T1 (de) * 2007-03-09 2011-05-15 Mentor Graphics Corp Hardware-schnittstellenbaugruppe zum verbinden eines emulators mit einem netzwerk
US7923341B2 (en) * 2007-08-13 2011-04-12 United Solar Ovonic Llc Higher selectivity, method for passivating short circuit current paths in semiconductor devices
US8775699B2 (en) * 2011-03-01 2014-07-08 Freescale Semiconductor, Inc. Read stacking for data processor interface
US9043457B2 (en) 2012-10-25 2015-05-26 Qualcomm Incorporated Dynamic adjustment of an interrupt latency threshold and a resource supporting a processor in a portable computing device
US10394751B2 (en) 2013-11-06 2019-08-27 Solarflare Communications, Inc. Programmed input/output mode
US20160124876A1 (en) * 2014-08-22 2016-05-05 HGST Netherlands B.V. Methods and systems for noticing completion of read requests in solid state drives
US11010318B2 (en) * 2016-05-14 2021-05-18 Cavium International Method and apparatus for efficient and flexible direct memory access
US10719700B1 (en) * 2018-06-13 2020-07-21 Lendingclub Corporation Optical character recognition improvement based on inline location determination
US11271874B2 (en) * 2020-02-05 2022-03-08 Mellanox Technologies, Ltd. Network adapter with time-aware packet-processing pipeline
US11476928B2 (en) 2020-03-18 2022-10-18 Mellanox Technologies, Ltd. TDMA networking using commodity NIC/switch
US11336383B2 (en) 2020-06-24 2022-05-17 Mellanox Technologies, Ltd. Packet scheduling system with desired physical transmission time for packets
US11388263B2 (en) 2020-10-11 2022-07-12 Mellanox Technologies, Ltd. Packet transmission using scheduled prefetching
US11711158B2 (en) 2021-06-28 2023-07-25 Mellanox Technologies, Ltd. Accurate time-stamping of outbound packets

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4852088A (en) * 1987-04-03 1989-07-25 Advanced Micro Devices, Inc. Packet-at-a-time reporting in a data link controller
US4907225A (en) * 1987-04-03 1990-03-06 Advanced Micro Devices, Inc. Data protocol controller
EP0378422B1 (de) * 1989-01-13 1995-07-26 International Business Machines Corporation Busübertragungsanforderung mit Vorrausschau
US5101477A (en) * 1990-02-16 1992-03-31 International Business Machines Corp. System for high speed transfer of data frames between a channel and an input/output device with request and backup request count registers

Also Published As

Publication number Publication date
WO1994002900A1 (en) 1994-02-03
AU4787893A (en) 1994-02-14
CA2119153C (en) 2001-01-30
CA2119153A1 (en) 1994-02-03
JPH06511584A (ja) 1994-12-22
EP0607412A4 (de) 1994-05-10
DE69323290T2 (de) 1999-09-09
EP0607412A1 (de) 1994-07-27
EP0607412B1 (de) 1999-01-27
US5307459A (en) 1994-04-26
ATE176340T1 (de) 1999-02-15
AU659031B2 (en) 1995-05-04

Similar Documents

Publication Publication Date Title
DE69323290T2 (de) Netzwerkanpassungseinrichtung mit Hauptrechnerindikationoptimierung
JPS5687282A (en) Data processor
MY109414A (en) Bus interface logic for computer system having dual bus architecture
JPS60150700U (ja) 電源アップ，ダウン時のｒａｍ保持機能を有するマイクロプロセッサ
CN100464319C (zh) 实现处理器之间进行通讯的装置和方法
EP0658852A3 (de) Rechnersystem mit verändertem lokalen Datenbus
US6079024A (en) Bus interface unit having selectively enabled buffers
AU612814B2 (en) Data processing system
TW360837B (en) Data interface and a high speed communication system using the same
TW294801B (en) Bus interface logic system
US6678838B1 (en) Method to track master contribution information in a write buffer
KR900015008A (ko) 데이터 프로세서
US5835934A (en) Method and apparatus of low power cache operation with a tag hit enablement
US20020078282A1 (en) Target directed completion for bus transactions
US6584536B1 (en) Bus transaction accelerator for multi-clock systems
JPS57113162A (en) High-speed external storage device
US4328558A (en) RAM Address enable circuit for a microprocessor having an on-chip RAM
CN111208892B (zh) 一种用串行i2c信号对芯片系统实现复位的方法
TW448361B (en) Data switching system and method using bandwidth management unit to reduce data traffic
US5566350A (en) Information device for providing fast data transfer with minimum overhead
TW326512B (en) Pre-charging output peripheral for direct memory access operation
JP2615677B2 (ja) 共用拡張記憶制御方式
JP3162459B2 (ja) データ処理装置
CA1109969A (en) Ram address enable circuit
JPS57164351A (en) Debugging device

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8328 Change in the person/name/address of the agent

Representative=s name: WITTE, WELLER & PARTNER, 70178 STUTTGART